ELF>@@@8 @@@@@@88@8@@@LsLs ~~d~d ~~d~dTT@T@DDPtdNNDNDddQtdRtd~~d~d/lib64/ld-linux-x86-64.so.2GNU GNU.42[0'n5 56)fUa9[5R'CUd  Z.jtv1Lm>@*  d(dN0dlibm.so.6__gmon_start__log10libc.so.6socket__printf_chkexit_IO_putcfopenstrncmpinet_aton__strdupperror__isoc99_sscanfinet_ntop__stack_chk_failputcharreallocstdinstrtollinet_ptonstrtolfeoffgetccallocstrlenmemset__errno_location__fprintf_chkstdoutfputcfputsmemcpyfclosemallocstrcasecmp__ctype_b_locstderrioctl__snprintf_chkstrncasecmp__fxstatstrtoullfilenofwritefread__memcpy_chkstrchr__strcpy_chk__sprintf_chkuname__strcat_chkstrcmpstrerror__libc_start_mainfreeGLIBC_2.2.5GLIBC_2.3GLIBC_2.7GLIBC_2.14GLIBC_2.4GLIBC_2.3.4 ui  ii ii %ii 0ui ti :d d5(d60d7d d(d0d8d@dHdPdXd `d hd pd xd dddddddddȀdЀd؀ddddddd d!d" d#(d$0d%8d&@d'Hd(Pd)Xd*`d+hd,pd-xd.d/d0d1d2d3d4HHuo$HtSH5bo$%do$@%bo$h%Zo$h%Ro$h%Jo$h%Bo$h%:o$h%2o$h%*o$hp%"o$h`%o$h P%o$h @% o$h 0%o$h %n$h %n$h%n$h%n$h%n$h%n$h%n$h%n$h%n$h%n$h%n$hp%n$h`%n$hP%n$h@%n$h0%n$h %zn$h%rn$h%jn$h%bn$h %Zn$h!%Rn$h"%Jn$h#%Bn$h$%:n$h%%2n$h&%*n$h'p%"n$h(`%n$h)P%n$h*@% n$h+0%n$h, %m$h-%m$h.%m$h/%m$h0%m$h1%m$h2%l$fAWd?AVAUATUSHhdH%(HD$X1|$ H׺dHH4$?HHQBwʉH d dHH=QBuѸPBwʉ dHH=PBuڋD$ D$H$hUBE1ABHXE.E1EtWA|uHA|tIG,>EuLLHtEOt>E1E.EuB<;uߋD$ McL<$ID$KHHPUBHUBupHl$D$MD$Ld$PHD$HHt$XdH34%(Hh[]A\A]A^A_H(LuAM ;-L<$@II7l$MgHHt$1HHHHHwsHl$1 LELL1ҾD$/eD$BF P1I^HHPTIBH`BH@R'dUH- dHHw]øHt] d dUH- dHHHH?HHu]úHt]Hƿ d=n$uUH~]m$@H=f$tHtU~dH]{sHH m$B1Hf.HGxHW9t@HH=Vm$B1DAWLAVAΉAUAFATIUSHLHdH%(H$1Hg $7D$HHD$1{uH|$l$H R@8_HHD$ A|$LFD$ ID$ 1uwl H `HHtXDhhIuLH$dH3<%(LuH[]A\A]A^A_@ 1HE1A|$ID$ L1FuEt1ȃ 9D uIkf.ATH k$BAaBUBSXUBH Zk$I(*BfDH 9k$2BCH=k$A*BL HCBMD1hH{Ht H5j$sH(HkHu[]1A\Df.ATUSH(oHH{HS @ FHC 1/Axh1kBE1ۅt2fDHcӃ~BLҿ1:Q;]rԿ H[]DA\fMBF@x*BA0[]DA\HH|$D$ dH%(H$14u`H$LD$ HL$HT$1Bm~8T$D$D$ H$dH34%(uHĨf@HH Ei$*BJgAVAUATUSHHdH%(HD$1Ht\AIIDHHHUu0H$:u'L9|"L9HL$dH3 %(uH[]A\A]A^KfDSHBH0dH%(HD$(1HD$$HL$LL$LD$HT$HD$HD$ H$1u/1fDTHHuHD$(dH3%(u H0[ÐFfDAVIAUATUSHW8dH%(HD$1HIo@ 2A~IV1If F$'#El$11Et!DI| 9LD9uI1B1A@AD$tHDA'BD$BBLD؃IL 1A9\$w1LHt$dH34%(H[]A\A]A^fH f$BfDBH if$$*BAD$ Bm`ifSHH@dH%(HD$81G8HH=e$B1BHD${HSFD$<HC 1^t(+BHL$8dH3 %(uwH@[ÐD$ DL$+BDD$L$H=]e$$1D$0DL$,X+BDD$(L$$H=0e$$1H5e$ w[fDAVAUATUHSH _8dH%(HD$1tyHg HW1F$?cDL$ DD$+BL$H=d$1HL$dH3 %(H []A\A]A^fHG@%BH01Lu}LhF1He L$?<\$ HHI}@LX FHE 1xwgBLHHAT$ I|$H1AT$ H9tH c$,BHu*L*DPB38LIBH=9c$1+BAw@8kLIkB뮿8BEDATUSHH@O8dH%(HD$81HH=b$0,B1{HS1Hc F$AA6H Ob$B1۽ fHHt6T$tH \BH= b$1HBHfHuH a$B5L$H=a$+B1!H a$",BT$ H5a$ I1۽D$ HHuH Qa$,BD$H *a$Bv1۽DHHt6T$tH `[BH=`$1HBH>HuHt$8dH34%(DH@[]A\H `$BH [BH=q`$HB1H5Q`$ ,fH 9`$BoX,BAPCfDKf.AWIAVAUATUSHDg8HL$E1ɉֺHH)DhEu@H _$BA^H?HD[]A\A]A^A_DB4HbHIAIWDhFIG 1xtHL$H=_$ B11uDMLH=^$ BLD 1H@A9wHL{7fDBAaHXLP ,BA`H y^$BA_Hff.CJ,ff.>B ff.SHH dH%(HD$18t_D${HD$HSFD$HC 1OxHL$dH3 %(u?H [D.BD$ D$ @HG@H1H8>f.H(dH%(HD$1G8u^HD$HWFD$ HG 1xHL$dH3 %(u!H(,BD$ D$ rfUSH8o8dH%(H$(1?H\$`HW1FD$`H_ $$ BBD$FBID$HD$HD$( LD…HHDELD$XHDEH|$PHDEH=[$HDLCHt$HHD$8HCdHL$@D$ D$ A HD$0H -BHD$ HCDHD$HC$H$1H$(dH3 %(uH8[]IBGDSHH@dH%(HD$81G8HH=[$gB1rHD${HSFD$HC 1t(x.BL HL$8dH3 %(uwH@[ÐD$ DL$-BDD$L$H=Z$$1D$0DL$,0.BDD$(L$$H=`Z$$1H5OZ$ wfDSHH8dH%(H$1H H=Y$B1\H${HSFDŽ$HC 1rt4/BRH$dH34%(<H[$$'BBIH=fY$ҺBLDHE1$.B$$D$x$D$p$D$h$D$`$D$X$D$P$D$H$D$@$D$8$D$0$D$($D$ $D$$D$$D$$$D$1D$$H=bX$ f.AW1ҹAVAUATUSH8HHD$(YXHH<8HHD$iHt$1HD$ HVHHn8HHHD$(H HHD$Ht$A0^B1HHEHFHEHFHEHFE HEI$\$ ILxA:uLt7IIAG<*uLLI{I9wL)IfDD$ E HD$DH tE HI(xHL$ HT$H$HD$ HHH9 v HD$ $H|$(HD$H8[]A\A]A^A__t t1uٿ81VHHD$H|$(>H81[]A\A]A^A_f.AWAVAUATUSHH81HHIJ@L$LHIIT$Hx1AEAAF 1AF{HS1Ls F[E~H=U$CBBAHD1AFAU]H5VU$ LLHD[]A\A]A^A_f.HG@BHHtXBHB HD@fDBHJ[]A\A]A^A_f1ofBLNLFHJ[]A\A]A^A_fH=iT$bBBH0BHD1AFq 0BfLHI[]A\A]A^A_f.H S$BEAE|Im M1ED$H=S$H1'BIH A;]r=UDATUSHHdH%(H$1G8PHW@AH*HHvLH 5S$/BcH$dH3 %(HĠ[]A\fH|$HD$31A{AEHSFD$HD$HC 1\yBBD$ D$ uHz11A.3@f.AUFATUHLeSLH8dH%(H$(1HHe H$L}D$<$L}He D$L1FDd$E<$L(HHH$F,Ht$0H}4McHEHD$LHE HD$HEHD$HEHD$ HE$HD$(HE,DH0Ht0LEqJt0H,LXH1H$(dH3%(uH8[]A\A](HHHdH%(HD$81HHVHf H$~F<(HT$L$ @@P4T$0T$ ,T$ ʉPT$P T$P T$PT$T$PT$PT$PT$PHL$8dH3 %(u HH1'@pdt Q$pqd@tuH@tmH@tbH@taH@ tgH@ts@f.U'BABISDIHҺp0BMDʅMD…H=%O$IDH1ttjMn81fHI$I9vSHcHE9dXuC|L$HT$aBbBALHL$HEHI$I9wIH(I 1I>MIn8uQDHH$I;s?HcHIPXyx8tHL$HT$AHbBHH$I;rH([]A\A]A^A_DUD$HuHL$AHT$bBM@SuvuQu,u[@[H PJ$B@H 1J$B}H J$B]H I$B=jH I$B=USHH(dH%(HD$1G8H$HD$Hg HW1F$P H H=II$B1H 1I$ B}|$H5 I$ H H$#BH|$_H5H$ HL$dH3 %(uH([]DBZf.SH8BH޸8t=BH8u[Ðau{hu{4u{u [DH޿BB@@8tH޿GB@@8tH޿MB@@8wH޿RB@@8VtOWBH¸6\BH¸H߾bB[À{hu{6u{u[AV1AUAHEuATUHH0BS15Eu3U1nBAtFD9tAHD9tRAAủھhB1U1nBD9uH5F$ H`D9u[]A\A]A^[]A\A]A^BAWAVAUATIUSHW8dH%(H$1HD$HD$HD$ 11AsBAID$@LLH4H|1HA9l$8AHD$0I\$A|$FD$0-ID$ H1WHD$A|$HھFD$FDl$ID$ 1$D|$Dt$DDHt]HHA|$FHDhDxFDp ID$ 1UH]Ht$8I<$HEBD,U I݅A1"1BU 9v*9ATu1DU 9wֿB}uKBE1vLH1H$dH34%(H[]A\A]A^A_1LHI@1ABtfUىؾB'BIDIT 1A9\$wLf8_tJ1B>BU  2BH&EuA|$1Id$ HھF$8D$Dl$DH<HHA|$8HDhFID$ 1xxUHt$8HMI<$H1g{BP1B輿x 1HL$dH3 %(uH([]DgB'f.AWAVAUATUSH8dH%(HD$(1|$Ht$HT$EEHD$IE1E1H(DAE9kIcHH@HLH;buHD$C HS(HtAD;t$ $ŠOBHT$IcHsHBDL$0脔DL$0DT$LDL$HkBHT$0HƹA96vHT$0HDL$HDT$LI|HrDPDT$HDL$0D$TD$\yDL$0D$XDT$H51@HL$DD$$D$<Ӄ΃Ƀ@ă뾃빃 H =$YBDL$0tDL$0Ex H=$DɺjB1_DL$0@t3H=$EBBtBHD1DL$0'DL$0H5$ DL$0l|$(DL$0H|$g 7B褒,I$0f1fHH=tD\Et]I$,f1HH=tDTEt-H$@f1DL$HHDŽ$@AD$4$DA$0$HA$,$`AD$f$Lf$\AD$ $NAD$ $OAD$$PA$$QAD$$RAD$$SAD$$^AD$$_HD$HP H +$7Bg1dA#L4A#0 A0HH=uf1fDHH=AT4d!9tH $*7BDL$DL$dH|$裱HIDL$0`7BDL$蓐DL$uI$1HA$0<HHW;HHfWuE xD$DLaHD$H$pHT$TADL$HDT$0x8Hp@)߉x8Hp@DT$0DL$Hbu6~n&~c~AD$ jm~i~i~AD$ AWAVAUATIUSHHt$t>1tfD1҉HD$A94$w1H[]A\A]A^A_fDMMEAAL1MlDH;H/L9uA$9rdE1E1DA1D9w*IHX[]A\A]A^A_Ä)H #39B>뫀|$;1H #/:B{u3EDH #28BڈDH ~#18B赈@H P#&H9B臈A}IE9L$<IAE`5H #29B%HD$(EkD$hD$|$pH|$1ҹLHHID`L@ EtLMAHD9]I Ht$K LL$<L$INH=#B1A1I4UBtmEt AV DIAwډʉtt˅tH5.# H=#AbBDB1snfDE4H5# 讀D$tH[]A\A]A^A_H=#L1BEH # 0@D܁HL$H=p#1CBρE@H T#D蚁H=3#ZB1L菁E1ҩuH # iB:H5#H []A\A]A^A_H # jB4BD΀/ B赀E@H5A# H +#BwEH #BIEH #B$H # &BWDf.U SHBHH n#dH%(H$1{H L#Ts BH #BjCKH=#B1T1?HHCHbBB$CHbBB$C HbBB$}H$dH3%(H[]@ B~SH :#tfB~DH # B]~JB<~Z B~|fUSHH8dH%(HD$(1G8uvHg HW1F$D"|uBzC4Jf<%H # ByKH=]#B1yH E# By<H # "Bcy{H=#'BB,BHE1Iy{ HE1vLt$Lm}1FD$Lu LMwUv8_t ;Bx}1He LF$w4Gv8_t Bx}1He LF$ vD$H=#BBBFBHD1exHt$(dH34%(H0[]A\A]A^fH=#B1(xlH #BwIH #BwH i#Bw;u8_t B|wEH ,#BKswfDH #CBMwC<<C<(<H #'B w{YH5# _uf.H y# wBv]H Y# Bv=|$H#H~#IH=#1pdwBlv|$H=#H:#]H=#1pdBE1%vD$@)H #BI^ IuDD$bBf.DBHH=\#1BuL9uH5?# E1tDL$H=#;B`BAvuDd$bBf.HH`Bt4DctH 1BHtCXBA!H`BuEtDB1tH5# E1Rs5#d#dLH ^#BtH=>#ȺB1tH #BjtH #BJt}H #B*t]H #gB tH #BsH譔HH\q8_AlBs1RH @#oBsH # LBls8H # ZBLs2qf{f.AVAHAUATIUH9BSӺsHIBr~[CE)LMl# 1cBHHrL9t(D)uA XBH1rD[H ]A\A]A^pf.AWAAVAUATUSHLkHHs@dH%(H$x1H|$ HT$D$D$D$L$HHD${8HL$ D$HD$ 0BHD$0HD$D$(HD$PDD$XHD$`HD$HDŽ$iBDŽ$H$z{1L{ LFDŽ$o1Dd$A:$lDt$C49DHoHH{ LD` DpFHC 1YoD$-IB7$t$g$3$HLLD)AĉD$7mBVpHmJH$xdH3%(HĈ[]A\A]A^A_ÿIBpJD$lDd$D5BoKMU HuH=#1HD$ 4mD$ bU H ^#H}o1@HL}mfDAVAAUATUSHLkHHs@dH%(H$1H|$ HT$ D$ D$D$L$@HHD${8HL$ HD$HD$ iBHD$0HD$D$(HD$PBD$XHD$`HD$HDŽ$BDŽ$ H$蛭{1Lc LFDŽ$@lD$DH )mHH{LDpFHC 1lmL$Lm H|$H%BmHHt$HMmH$ƿm9|k8nH=#HL$IB1mHkKfDIBmHH$dH3 %(VH[]A\A]A^f.;BFmID$1ۅMl$tHHHt7Hغ LHLcH@\BjuIHLAH\BtUH=#Hu 1HBj1:BlH&jJ@H$HHp DlH$Lh HٺHLp@jHIEjIt HiT$D$fuH #L9lJjDf.AVAAUATUSHH Hs@dH%(H$1H|$PHT$D$ D$D$HHD$ {8HL$PD$D$HD$`HD$HD$P0BD$XHDŽ$DH$HD$DŽ$HDŽ$iBDŽ$H$HD$HDŽ$BDŽ$H$|$t t$HD$ Ls{FD$ BHC L18iDd$AD$(Dl$ C,9DH[iHHO{CLD` DhFHC 1hSL$Mt`U D$H]H=#HHg1H$dH3 %(fH []A\A]A^ÐD)AĉD$Eu ;t$(t?Dd$(Dd$DfDU H n#H}iyT$D$$H]HTD$6MU DD$C=$1d HHhH=#0dB1vdH5#H []bH #fBdDKXDCSKPsL{tS CVDKDCTffAfAH=}#Ef$1EaBcsD{HDK@DKBH IҋH I H=#Ht$AҾʉI ҺxcBfLT$$1ffAfAEE(cH #SRgBbDKpDC(HSHK\HsLH{5CnDK&DClS$ffAfA H 6# aB|bDCDKXKPSsL{DCTK H=#AȺfB1Mb H #j pbBbDC(DKpHK\HSHsLH{eDClK$H #gBaDKXDCKPSsL{&CTDCZKDK H==#$AɺbB1aQH #ngBfaDKpDC(HK\HSHsLH{ClDK$DCqK)H=#gB1+aH #gB`H=#麜gB1`HaB`BPbB`7gB`fBx`TH #fBX`4H #gB8`OAV@)AUIATIUHISIHdH%(HD$1]1HLH^H$IE:u2u,I9Ht$dH34%(uH[]A\A]A^f.]UHSH:H8dH%(HD$(1j]HtuHD$$HL$LL$LD$HT$BHD$HD$ HH$1^u:1T$THHu1HL$(dH3 %(uH8[]D\@ATIUHSHdH%(HD$1M\1HHHw]H$I$:u:u4H=,H=HL$dH3 %(uH[]A\DD\@UHSHH\$$/dH%(H$1HH$HHXL$$v=H #gB]H$dH3%(u_H[]Hw/u9t|$!t-H 6#!xdBr]릿PdBF]@HA[AVAUATISHHt$D$.HD$dH%(H$1aD$H=#DgB1\DH4[HILLA0EEIt/AEMf.HL9t3LyLD$ YD$ H$dH3%(uWH[A\A]A^dBD$ \D$ ÿeBD$ [LfYD$ 맿dB[Yf.AWAVIAUAATIUSHdH%(H$1xiH|$@*D$02Ht$0LD$1H$dH3<%(^H[]A\A]A^A_DHt$0HD$HD$HD$ D$0.HD$8ZHT$8$H\$ T$taH|$7XH|$@*LHt$0LD$02D$$ hB1KZfDؿH4YHo0HLH$L $MyEDD|$$DD$ E9DDD$ H?L $HHXHHHD$L $DD$ EItTAA9/ApIH|HJ9AHAHJ H9uLVD$EGHDHDH HE9wfDA@D9HIcG HT$@HHt$H HL$4HL$HT$HIcGH|$IcGHT$@Ht$HHL$HL$IcWHt$D$HffIcGeHT$@fWHt$H@HL$HL$WIcGHT$HH|$HIcGHT$@HHt$H HL$AN4H=˯#B1BՈB >AN8H=#AԋB(BDMD1=ANBIDMDH\$8MDL\$0MD LT$(IDLD$ IDH|$IDH=#IDAYBMD Ht$HT$H$MDǺB10H y#*|B0H Y#|B0 H 9#|B0AWAVAUATIUSH8DvDnDA<pD~ H=#1XBAD80H #< $Bf-B/@BBH=|#AFBHPBIDϾ1/fHHII@HID HIDIIDH|$MDIH=#MDHHt$HT$IDH$B11X/AvbH ۠#)ؙB'/A AD$à H #EB1.H8[]A\A]A^A_:ȒB.@H G#%-Bq.BBFBfEIIHLI@HLD HHDIHDIHDH|$LDH=#LDL\$ HELT$Ht$H$B1-H=m#1pB-H Q#E$pBfD,hB-@H #%&$ŨB(8BD-f)B,-f.(ؕB -f.*B,g:PB,$B,)B,,Bl,%BL,;@B,,w@B ,W5B+,B+*B+) B+(Bl+'BL+'(B,+?-B +WH #@B1*fD)`B*N$8B*.%B*H #LB]*xAWAVAUATUSHHXVffDBEH #DABBAFB)H w#^+D)k BBHHLAR'BAB@HDHDH|$ HE@ŀCID@@H=#ID@ABMDH$@BABHt$LEHT$HL$1PB+)AtzLMIDƉMD΁ABt#A BtABDBLEH=a# BBH$HDʺB1(k"BA%BH=&#ABpB@LD@BLE1h(A .@ CR'BHE‰ABt@A Bt€ABDBLEH=# BBH$ABBHDʾB1'kIBOBTBBwBHD@\BHDȸBILDHDeBIǸlBHDЉ%t=sBt=B{BHEBAB@ IIIMD@IMD@H|$MDH=#@MD@Ht$@LEHL$8HT$ 1Ll$0L|$(Lt$L\$L$B&A]QBt&BtB{BHEDH=#B1ABABd&KH=#B1I&KH=ϗ#B1.&K H=#PB1&K$H=#B1%k(LMH=x#MB@ID@MD@H$MD1%At%H=7#LIDκxB1%K,H=#B1n%K0H=#B1S%K4H=ٖ#B18%K8H=#1PB%C#B1H= #8B1H=#hB1aH=#B1CH5̍# H #BH=#ȲB1H=|#B1H=^#(B1H=@#XB1H="#1BH=#B1cH=#B1EH=Ȍ#B1'H=#HB1 H=#xB1H=n#B1H=P#شB1H=2#B1H=#8B1sH=#hB1UH=؋#B17H=#ȵB1H=#B1H=~#(B1H=`#XB1H=B#B1 H=$#B1H=#B1eH=#B1GH=ʊ#HB1)H=#xB1 H5# ZH #B H=b#ȲB1$H=D#B1(H=&#طB1,H=#B1g0H=#8B1I4H=̉#hB1+8H=#B1 <H=#ȸB1@H=r#B1DH=T#(B1HH=6#1XBLH=#B1wPH=#B1YTH=܈#B1;XH=#B1\H=#HB1`H=#xB1dH=d#B1hH=F#غB1lH=(#B1pH= #8B1itH=#hB1KxH=·#B1-|H=#ȻB1H=#B1H=t#(B1H=V#XB1H=8#B1H=#B1yH5# 1[@AWAVAUATUHSH^ Hh~FDf BABHǹR'BCHABBAFBAMIDA@HDA@HIDAH|$IDH=f#ALEAĀHT$MDHt$H $B1DALMIDDAMD΁ABt#A BtABDBLEABH=ԅ#A ABLH$IDͺB1De'BBA%BH=#ABEDMHAHDA"BLDH$ABLl$BLE1DAB%t@A BtABDBLEH=#A BBABBBHDȾ1ZDABD%t@AbCt=ABBLEAIBOBHDTBA@\BBwBHDȸBAILDAHDAeBHD$XlBHDD%t=sBt=B{BHEBABA IIIMDAHt$@MDHt$XAMDIAH|$H=փ#MDAHL$8Ht$(LEDHT$ 1LT$HL|$0Lt$Ll$XBL$ABt#ABtBABHEH=W#HB1ABAB0H=-#B1@H=#B1nPH=#B1PDLMH=̂#MHBA@DIDAMDAH$MD1H=#ALIDκ8B1A (xH=]#xB1H=?#B1H=!#B1MH=#8B1eMH=#xB1JMH=Ё#B1/M H=#B1M$H=#8B1M(H=#xB1M,H=d#B1M0H=I#B1M4H=.#8B1M8H=#xB1rMz#xB14H= z#B18H=z#B1a<H=y#8B1C@H=y#xB1%DH=y#B1HH=y#B1LH=ly#8B1PH=Ny#xB1TH=0y#B1XH=y#B1q\H=x#8B1S`H=x#xB15dH=x#B1hH=x#B1lH=|x#8B1pH=^x#xB1tH=@x#B1xH="x#B1|H=x#8B1cH=w#xB1EH=w#B1'H=w#B1 H=w#8B1H=nw#xB1H=Pw#B1H=2w#1BH=w#8B1sH=v#xB1UH=v#B17H=v#B1H=v#8B1H=~v#xB1H=`v#B1H=Bv#B1H=$v#8B1H=v#xB1eH=u#B1GH=u#xB1)H=u#B1 H=u#8B1H=pu#xB1H=Ru#B1H=4u#B1E1H=u#8B1rH=t#xB1TH=t#B16H=t#B1BH=t#EED8BIA$1IuATE0BH=St#EEDxBIA$1IuA(E0BH=t#EED麸BIA$1XIuA(E0BH=s#EEDBIA$1IuA(E0B$H=s#EED8BIA$1IuA(E0B4H=>s#EEDxBIA$1IuA(E0BDH=r#EED麸BIA$1@IuA((E0BTH=r#EEDBIA$1IuAE0BdH=ir#EED8BIA$1I uAZE0DBH=!r#EEDxBIA$1lIuAZE0DBH=q#EED麸BIA$1$IuATE0DBH=q#EEDBIA$1IuATE0DB H=Iq#EED@BIA$1IuA8E0BLH=q#EED麈BIA$1NIuA8E0B\H=p#EEDBIA$1IuA8E0BlH=zp#EEDBIA$1IuA8E0B|H=4p#EEDHBIA$1|IuA8E0BH=o#EED麈BIA$16IuA(8E0BH=o#EEDBIA$1IuA88E0BH=bo#EEDBIA$1IuA<8E0BH=o#EEDHBIA$1dIuA8E0BH=n#EED麈BIA$1IuA@XE0BH=n#EEDBIA$1IuAXE0BH=Mn#EEDBIA$1IuAZE0fBH=n#EEDHBIA$1LI uAE0DB|H=m#EED麐BIA$1IuAE0fB|H=qm#EEDBIA$1IuA_E0B|H=+m#EEDBIA$1vIuƋH=l#PB1RH=l#B14H=l#B1H=l#B11Hh[]A\A]A^A_H il#SHrBH Jl#:CDK H=+l#1ANBWB1DKH=l#AnBWB1[DKH=k#AxBWB14DKH=k#AB WB1 DKH=k#ABWB1DK H=kk#ABWB1DK$H=Dk#ABWB1DKLH=k#AB@WB1qDKPH=j#ABDWB1JDKTH=j#ABHWB1#DKXH=j#ABLWB1DK\H=j#ABPWB1DK`H=Zj#ABTWB1DH=0j#ABWB1DH=j#ABWB1ZDH=i#1ABWB0DH=i#A BWB1DH=i#ABWB1D@H=^i#AB4WB1DPH=4i#A$BDWB1DTH= i#A,BHWB1^DH=h#A3BWB141[AT1UHLeLS1HĀV;BCEHM$BDM,DE(U D$0EDD$(E@D$ EHcËLA)R9uUB1L$|L$|fDgBB1C@DBDD$p<D$h0D$`,D$XD$PD$H(D$@$D$8D$0D$(8D$ 4D$D$D$$1FE Ht_SB1CC0DK8BDC4KSD$ C,D$C(D$C$D$C $1uH1[]A\f.BH?E dB1H&C 1DBE SB1HCKSB1E hBDD 1BD D1V_HDBD $1XThBD`D\1hdBDpDl1xtBDD|1BDD1qzhBDD 1ABD D1DB1f.USHH8~!H b#DH b#^+DK BABH=mb#ABB@LDBLE1K8B1BHDŀ;Bu4B@.BHD EBA?BH=a#LDHD$%BA"BLEH$18BA$H=M#C1fDH=M#AADCHA$1HuA@0fD0H=RM#AADCHA$1HuA ?@0fDPH= M#AADHCHA$1UHuA @0fDpH=L#AADCHA$1 HuA$H=L#C1A?@0A$H=_L#C1A$H=?L#HC1A$H=L#C1~A$H=K#C1^A$H=K#C1>A$H=K#HC1A$H=K#C1A$H=K#C1A$H=_K# C1A$H=?K#H C1A$H=K# C1~A$H=J# C1^A$H=J#!C1>fDH=J#AADH!CHA$1HuA$H=J#!C1A0A$H=ZJ#!C1A$H=:J#"C1A$H=J#H"C1yA$H=I#"C1YA$H=I#"C19A$ H=I##C1A$H=I#H#C1A$H=zI##C1A$H=ZI##C1A$H=:I#$C1A$ H=I#H$C1yA$$H=H#$C1YA$(H=H#$C19A$,H=H#%C1A$0H=H#H%C1A$4H=zH#%C1A$8H=ZH#%C1@0A$<H=7H#&C1A$@H=H#H&C1vfD8H=G#AAD&CHA@$1=HuA0`@0fDxH=G#AAD&CHA@$1HuA4@0fDH=bG#AAD'CHA@$1HuA4`@0fDH=G#AAD`'CHA@$1eHuAA$lH=F#)C15A$pH=F#(*C1A$tH=F#h*C1A$xH=vF#*C1A$|H=VF#*C1A$H=6F#(+C1A$H=F#h+C1uA$H=E#+C1UA$H=E#+C15A$H=E#(,C1A$H=E#1h,CA:A$H=lE#h1C1A|1H=BE#AAD1CHA$1HuA$(H=E#1C1A@0^ H=D#AAD(2CHA$1+HuA$<H=D#h2C1A@0A$@H=}D#2C18H=^D#AAD2CHA$1HuA$TH=$D#(3C1A6@0zLH=C#AADh3CHA$1GHuA@0\H=C#AAD3CHA$1HuA$H=xC#13CAv1H([]A\A]A^A_A$H=AC#(4C1A$H=!C#h4C1A$H=C#4C1`A$H=B#4C1@A$H=B#1(5C AEA$H=B#h5C1A$H=wB#5C1A$H=WB#5C1A$H=2B#,C1A$H=B#,C1qA$H=A#(-C1QA$H=A#h-C11A$H=A#-C1A$H=A#-C1A$H=rA#(.C1A$H=RA#h.C1A$H=2A#.C1A$H=A#1.CqA}A$H=@#(1C1GWA$DH=@#'C1"A$HH=@#'C1A$LH=@#((C1A$PH=c@#h(C1A$TH=C@#(C1A$XH=#@#(C1A$\H=@#()C1bA$`H=?#h)C1BA$dH=?#)C1"A$H=?#C1A$H=~?#1HCA A1틄H=M?#AADCHA$1HuAA$H= ?#(6C1hA$H=>#1h6CHAA$H=>#C1OH=>#_C1AL$0H=>#C1l_nH=^>#B1AHIIDA IMDH=">#A@MDHAIDH$B1df=Jff=2f=Aif=Xf=`f=cA@A$ H==#C1A@!1A$ H=`=#C1A$ H=@=#HC1 H==#AADCHA$1eHuA`!@0fD$ H=<#AADCHA$1HuAI@0fDD H=<#AADCHA$1HuAtBA0I1퐋d H=B<#AADHCHA$1HuA 1A$ H=;#AADCA$1EuA^A@1fD H=;#AADCHA$1HuA$H=k;#(/C1A,1A$H=C;#h/C1fH=";#AAD/CHA$1mHuA$H=:#/C1GA$H=:#(0C1'A$H=:#h0C1A$H=:#0C1A$H=h:#0C1[f=f=f=(AA$ H=:#C1A <@0dA$ H=9#C1DA$ H=9#C1$@ H=9#AADHCHA$1HuA@<@0fD$ H=Z9#AADCHA$1HuA,`@0fDD H=9#AADCHA@$1]HuA,b@0fDd H=8#AADCHA@$1HuA @0fD H=8#AADHCHA$1HuA@@0fD H=:8#AADCHA$1HuA$H=7# C1Z0A$ H=7#C15AL$xH=7#pC1f=vf=t)f=A&f=sf-fAf=f=s f AH=(7#C1A$H=7#C1gA$H=6#HC1Bf=Wsf=Mvf=Ogf=]f=Nff=f=f6f=,f=*HH=F6#I6C1fu$Mt'H= 6#HѾ6C1|@HH@f.AW7CAVAUATUSHHH 5#!H 5#:CK H=5#`C1KH=}3#h>C1S 7C7CHIIH=O3# HDLDH4$LDHEȺ>C1CKH= 3#18?CiC>P@  @ . @ R d  @ĀK H=A2#p?C1PrBAXrB{ A17CPrB7C{ A17CPrB7C{ A17CPrB7C{ A17CPrB7C{ A17CPrB8Cd{ A17CPrB8C G{ A17CPrB8C@*{ A17CPrB 8C { A17CPrB.8C{ A17CPrB>8C{ A17CPrBF8C{ A17CPrBR8C{ A17CPrB^8C|{ A17CPrBg8C _{ A17CPrB~8C@B{ A17CPrB8C%{ A17CPrB8C{ A17CPrB8C{ A17CPrB8C{ A17CPrB8C{ A17CPrB8C{ A17CPrB9Cw{ A17CPrB9CZK$H=/#?C1߽C$H=d/#HA9CID1輽K,H=B/#?C1衽K0H='/#@C1膽DC0HHHDpEIIA@IDA IDAIDt fEH|$(A?H=.#DA?Ht$ HT$D$D $P@CA1Hl$KH|$H=-#ALT$Ht$B H$AC1KHH=-#HBC1SHPrBXrBIH=u-#LDBCHE1ƻCI|KLH=B-#1BC衻CLn@ @<Zx@,Jh @KPH=O,#EC1论KPPrBAXrBHHH=#,#A6CII@ID Ht$LE bBLEH$1ɺHECGCR@KTH=+#EC1"CTPrB7CXrBIA 7CIIIՅIHLIƩ@IMD IMDHMDLD$@MDL|$8IDLt$0MD٩Ll$(MDѩL\$ID@LT$LEH<$ HH=*#Ld$ HD֩Hl$HDIо FC1H #):CܩH i#$CC赩CL'DH A# ?C荩H # TCe{H #7CEH #;C%H #;CH #;Cf.H i#;C赨f.H 9#:C腨Mf.H #  MCUf.H #:C%f.H #QCH # ;CէSH i# PC赧$f.H 9#j;C腧f.H #T;CUf.H #9;C%yf.H #&OC@f.H y#&OCŦf.H I#$OC蕦f.H #$pOCef.H # ;C5H #OCf.H #;Cf.H i#:C赥yf.H 9#)NC腥@f.H #)NCUf.H #'NC%f.H #'hNCf.H y#:CŤH Y#  MC襤gf.H )#7CuqH #:CUBf.H #:C% f.H #"KCf.H y#F:CţDH Y#HIC襣ChD8D$hGCD H= #D$ 4D$0D$,D$($1K0fDH #$ECA7CHD6Cg8CAC@6C~8C&CĀ 6C8C C6C7CCH6C7CCD6C8CC 276CR8CCH6C^8CfC 6D6C7CAC6C7C'CG6C8CC6C8CC6C8CC6C8CC6C8CC6C9CC{6C9Cggf6C8CQC@6C8C7C6C 8CC6C.8CC6C>8CC6CF8CC+H #&xHCMh@HD$xBA֛BJ?f.ATIUHnSN  H # *]*f @ _6 Àh@? qH NU:(\C1艙UlX\C1tUn\C1_Up\C1JUr\C151]C =$&' =&&F fD ='& =(&ZC誖q VB F 6A &=!&U =#& = $uZC9fH]C1/ZC1f x]C1]C1ؗ ~1]C趗@& 7 H ÀX i z   ^C1D8^C1,1h^CfT t.[C1 蔔^C1̖^C1贖^C1蜖(_C1脖X_C1l[]A\A]1A^ÐZC1Of.ZC1/yf.YC1Pf.YC1&f.YC1ϕf.YC1试f.YC1菕f.YC1of.YC1OYf.YC1/0f.YC1f.YC1f.YC1ϔf.YC1诔f.YC1菔bf.YC1o f.YC1Of.}YC1/f.uYC1f.nYC1if.fYC1ϓ@f.]YC1诓f.UYC1菓f.LYC1of.DYC1Of.=YC1/rf.7YC1If..YC1 f.YC1ϒf.YC1诒f.YC1菒yf. YC1oPf.YC1O&f.XC1/f.XC1f.XC1f.XC1ϑf.XC1译Yf.XC1菑0f.XC1of.XC1Of.XC1/f.XC1`f.XC16f.XC1ϐ f.XC1诐f.XC1菐f.XC1of.zXC1Oif.sXC1/@f.lXC1f.eXC1f.^XC1Ϗf.XXC1诏yf. YC1菏Pf.RXC1o&f.LXC1Of.FXC1/f.@XC1f.YC1f.:XC1ώYf.4XC1诎0f. ZC1菎f..XC1of.(XC1Of."XC1/f.XC1af.XC18f.ZCƋf.IZC見jf.ZC膋Jf.1ZCo1ZCU1ZC;À1ZC!1[C1[Cu1[Cӌd[C1蹌N@&[C1蟌f.XC1f.%YC1_f.YC1? f.XC1_f.2ZCf.rZC։f.]ZC趉zf.AUbBA_CA_CA_C_CATA_C_CA_CA_C_CUBS_CHH@LD@LD@Ll$8HD@Ld$0HD@Hl$(LD@ H\$ LD@@L\$HD@ǀLT$HDHt$LD@H$LDfH="HIȺ_C1HH[]A\A]Df.AWAVAUATUHSHxA"NLt.,"!;("tRd !;Pt?H XuH=M"bC1蜊[Hx[]A\A]A^A_H="aCH Š{C1^EDMbCDE M H="D$ED$E$1!MDE1H="`bC AŃ AEExMDE bCH=e"1ɉM,DE0cCH=F"1誉M4DE88cCH='"1苉DsAv$EM<H=" eC1]DUBM@1H="eCEDT$l3DT$lAMCbB`CABH="HDº'BIH$MDLE1fC׈ MHH=S"fC1貈}HMJH=."gC1荈}JEXDMTPgCDEPMLH="%$1VM\DM^1DE]H="(hC0E7MdH="jC1MhH="jC1MjH=k"xC1ʇDElH=O"yC1AA覇DEpH=+"yC1AA肇DEtH="yC1AA^DExH="pzC1AA:DE|H="zC1AAH="1`{Ct:D1H=l"hoC͆EE1Hx[]A\A]A^A_fDbBA_CHDA_CALDA_CAH="LD`CAH$HDȺ`C1AM`H="jC1!MdH="jC1MeH="1jCMfH=e"8kC1ąH=;"1`vC藅Y@f. DH="vCDEAAD$DA$1D@wCH="1H=s"1xwC҄E>AEDwCDH="$1聄1f.E(DM$pcCDE MH="$1GE8DM4HdCDE0M,H="$1DEDH="XfC1AA"EbDMahCDE`M_H=]"$1ÃMdH=I"iC1訃MhH=-"jC1范MlH="1HjCqAv?MpH="xkC1PDEtH="kC1AA,MxH="(lC1DhlCDH=u"$1ۂDlCDH=@"$1覂D8mCDH= "$1qDmCDH="$1<DnCDH="D$DAAEɉ$1H=x"1(oCׁEH=R"XeC1豁OH 5"`C聁-H "`CaH "k`CAH "T`C!H "=`CH "&`C^H=n"1oC̀EH=="XpC1蜀DpCDH="D$ D$D$D$$17DxrCDH="D$`D$XD$PD$HD$@D$8D$0D$(D$ D$D$D$$1DtCDH="D$ D$D$D$$1%dCw-SH=" vC1~/ t΋H=e"uC1~H=D"pC1~DH="wC1m~1fDUHSHNUfu|H "`}C1~H "q}C~E 1Ʌt1HcMH="DD}C1};] r1H[]ÐH=i"AUfWC1}Ӑf.U }CSHHH "g}H "}CL}C1Ʌu :9Kmv/HcDD EtH="1}C!}9KmwH5" f{H1[]f.ATI}C1ULS1|U1 }CH_|u[]AT$ }CA\1:|f.SHzK}C1|K SC[1{SHH}C1{Cy0C1{S`C1{SC1{S C1{SC1k{S C1W{SPC1C{Hs C[@UHH}C1S1H{LHC1}CHzH4uH[]fUSH ~CHxCxHHH 6xC1kzC1PzC18z1C@z@@Jf@@`~C1y~C1yH0C[]1y@@>@t"fj2~C1Yy;~C1?yrf.~C1yRf.@&@fu~p~C1x @ t:@uT!~C1xfD{~C1xf~C1xf.~C1oxf.~C1Oxf.'~C1/xbf.F~C1xBf.T~C1w"f.e~C1wf.UHH~C1S1HwT1~CHwH uH []uf.SHH}C1HwXC14wSC1wSC1 wS ЅC1vSC1vS C1vSHC1vHs3CHs(~C[fATI~CUS1mt+A1CbvteHHt=݃uщھB16vA1CHvHu[]A\H5" NtfDH5" 7tDSH CsCspC1uSC1uSІC1uS C1xuS0C1duS`C1PuS,C1lHCHCHC @C1khC1kC1kH (CTHL CsHL CbH :CH 1ҿJCH1ҿ`CvH wC5H C$H CEtfH$CH 8CH RCH 8CzH CH C[]1A\ÐSpC1jC1jS|HC1qjHHCH\CHCvHCeHˁCTOf.DU1HA'B(CSH^ HDN@CiEt.HlK1,CHiH9uH1[]H i"SHhCiK H=G"C1iKH=,"C1iKH="C1piKH="0C1UiKH="XC1:iK H="C1iK$H="C1iK(H="ГC1hK,H=o"C1hK0H=T" C1hK4H=9"HC1hK8H="pC1}hKdH="1C dH="C1dH="DL$DD$$*D$D$D$D$^DJQ$HD>D*^JjQ$pD>D*^I=Q$D>D*^IQA*^If(T$(^I PY|IDPD rIT$(Xf(PA*^XIf(T$(^&IOY!IDPD IT$(Xf(ZPA*^Hf(T$(^HVOYH DPD HT$(Xf(OA*^Hf(T$(^pHNYkHPDPD aHT$(Xf(O*źD SHDY4HYX 8HkO*úD HDYGYX G2OD$ GDD*YGYX GND$ G0DD*YGYX GND$|`DmD*^CGND$zDmD*^GdND$xDmD*^F:ND$vDmD*^FND$$*^Ff(T$^~F MYyF DPD oFT$Xf(MD$ *^RFf(T$^ FLYF( DPD FT$Xf(TMD$*^Ef(T$^EMLYEP DPD ET$Xf(LD$*^Ef(T$^dEK gEx DYREPDT$H8[]A\A]A^Xf(A_Lf.AU1ATIUDSHH[L9sKD9w?A< tA_f.H5"AP^AGŃ^J9sH []A\A]IfDS1HH0!<vH0[Ð{u D1DKS]$ DwIHC DK/ DDCKDD$ C D$CD$CD$C$1/KC@k C   jBC @ @b z R C@& @ZC@& @Z Ca @ v @J "    C @v N & @C  @   @z R * C < @   @tDD1I HK dADD1ʺDHK 1DDH{ z C $0DD1H fDvFfDKA D#DD1`HKdA!D3DD18HCA!D@DD 1HCA!DNDD 1GKA!D^DD1GCA!DnDD 1GCK<)1DD{GC<<  <D1PGD6ED#HDK'DC&DK%D1 GD7(HtD;8H]K@DCA1(D6DFCAj @z C@F@ tDD18FKBAD DD1FKCADDD1EH߹(DSDaH0H߹2D[[TEDDC1DC!DCDvCC=DD 1aE@DD1BECfDXD1ECKD8D1DC#DD1DCDD1DDDD1DCD D1zDCw1{DDZDC<<$ D15DD~D1DCAwDeD1CCAOD@D1CCA'DND1CCADD1CC@?DD1zCC@DD1ZCC@DD1:CC@DD1CC@DhD1BCAgDD1BCA?D D1BCD D1BC_D D1zBC7Df D1ZBC DM D1:BCD5 D1BCD D1ADD`D1AC_D0D1AC7D D1AC DD1zACDD1ZACD D1:ADDD1ACgD D1@C?DD1@;DDD1@CDtD1@CDXD1z@CDxD1Z@CDPD1:@CkDD1@;DD<D1?CDD1?CD D1?CDD1?CDD1z?CkD D1Z?CCD D1:?DD7D1?DDD1>C DD1>C gDD1>C ;DD1>C DD1z>C DD1Z>C DhD1:>C DD1>C D} D1=CD_ D1=CDA D1=CDxD1=Cv@Dv;D1o=f.D1O=f.D&;DD1=C4DPD1<C DD1<C FD(D1<CDD1<CD@D1<CTDD1a<D D1F<CpD#:f.@AWAVAUATUSHHdDdH%(H$1G\o]AljD$PD$reA@D|$p@l$qL$t f$ f$ f$ bf$A cfD$ fD$~  fD$|  DD  fD$z  ffD$xA gfD\$v f$ f$ f$ hf$A ifD$  f$! "f$# $f$% f$&D'`DA afD$ f$ f$ f$ f$A ĄfD$EDD1AXD8$D>D*^y18$*^h1f(T$XT$XDf(ȾPDf(¿8|$PDLE$*^1f(T$PT$PLf(ȾPDf(¿,8$ 0DD*Y0YX 07D$~DmD*^v07@DarB D1D7ABlDDED DHEID1HY7HUHuHD$pH$HD$xHD$H$HD$H$HD$H$HD$ H$HD$(H$HD$0H$HD$8H$HD$@H$HD$HH$dH3%(/H[]A\A]A^A_H$dH3%(HerBD[]A\A]A^A_ D1]6DH$dH3%(HDD[]A\A]A^A_16f.L.DOSL$H$H$*Mft$X[*Pft$`Ht$p*QYX*X*YYX*T*UYX*NA Rf D$XZYf D$`VWXf|$lf D$lHHHt$vH$ȉD$hD$h,D*ȋDȉD$h@DD$hȉD$h<|$h@l$ol$`H\$`\$XD$h1t$hD|$hD|$l"fE DDD$D,EEEA*EEA*YD(D,DYA*EYfE D,A*AYfD D,A*AYfD D,(YAYAXEfD D,EA*AXD,EA*XD,fD HH D|$hl$oH\$`l1DSHH~H B"<D3KH=$"0D13KH= "pD1h3KH="D1M3KH=Ӥ"D123K H="0D13K$H="pD12K(H="D12K,H=g"D12K0H=L"0D12K4H=1"pD12K8H="D1u2K,K H=ԝ"H%D13,C H=")(DD1,KH="h%D1+KH={"%D1+KH=`"%D1+KH=E"G(D1+KH='"b(D1+KH="}(D1`+KH="(D1?+KH=Ŝ"(D1+KH="(D1*KH="(D1*KH=b")D1*KH=A")D1*KH= ":)D1 y*KH="U)D1 X*KH=ޛ"p)D1 7*KH=")D1 *KH=")D 1)KH={")D1)KH=Z")D1)KH=8")D1)KH="*D1s)KH="-*D1R)KH=ؚ"H*D11)KH="c*D1)KH="~*D1(KH=t"*D1(KH=V"*D1(KH=5"*D1(KH="*D1p(KH="%D1U(KH=ۙ"%D1:(K H="&D1(K$H="(&D1(K(H="H&D1'K,H=o"h&D1'K0H=T"&D1'K4H=9"&D1'K8H="&D1}'KfDD6D1fDD_ D1fDDA D1fDDxD1j~5D1M 6D1/f.5D1f.(5D5D1fD(5Dx5D1fDfD$|? @fD$zA Bf$C Df$E Ff$G 0f$1 2f$3 4f$5 6f$7 1f$L4  ;H B4fHB  B4 fHB  fH@/VDDDDOD3OL 2OT#O\"H|?+HL *hd4D1 4D1 y4D1j O4D1T :4D1> =D1( |<;;D "2D  n3D -3D 1D1 (7D1 X;D1z 1D1d :D1N :D18 8:D1" u9D1 _9D1 I9D1 39D1 `9D1 89D1 9D1 ;D1r 8D1\ 8D1F P8D10 8D1 m7D1 W7D1 A7D1 +x7D1 DA l*DDEY@YX Dw A*ƺDmD^Q fEarBD D1E1) AH$A4DA4D**1D,$A$H$>DI*^s AuL$E1H$AA4DA4D**1D$$AEI*^f(T$X菱T$XH$f(ȾPDf(¿5 Av@AXD)1DL$LE1H$MA4D**1,$rA$I*^}f(T$XT$XH$f(ȾPDf(¿uHFD4DABHcED DEID1HOHUHuD$aHD$`H$HD$hHD$HD$pHD$HD$xHD$H$HD$ H$HD$(H$HD$0H$HD$8H$HD$@H$HD$HwMfA7A6A'A&/.ZfA9A8A)A(10*f3D3D1C3D3D1&3D3D1 3D3D1 %u) Key is too short for device (%u < %u) Cannot set RX flow hash configurationCannot get wake-on-lan settings Current message level: 0x%08x (%d) Cannot allocate memory for register dumpHex and raw dump cannot be specified togetherCannot get module EEPROM informationCannot allocate memory for Module EEPROM data [ speed %d ] [ duplex half|full ] [ port tp|aui|bnc|mii|fibre ] [ mdix auto|on|off ] [ autoneg on|off ] [ advertise %x ] [ phyad %d ] [ xcvr internal|external ] [ wol p|u|m|b|a|g|s|d... ] [ sopass %x:%x:%x:%x:%x:%x ] [ msglvl %d | msglvl type on|off ... ] [ autoneg on|off ] [ rx on|off ] [ tx on|off ] [adaptive-rx on|off] [adaptive-tx on|off] [rx-usecs N] [rx-frames N] [rx-usecs-irq N] [rx-frames-irq N] [tx-usecs N] [tx-frames N] [tx-usecs-irq N] [tx-frames-irq N] [stats-block-usecs N] [pkt-rate-low N] [rx-usecs-low N] [rx-frames-low N] [tx-usecs-low N] [tx-frames-low N] [pkt-rate-high N] [rx-usecs-high N] [rx-frames-high N] [tx-usecs-high N] [tx-frames-high N] [sample-interval N] [ rx N ] [ rx-mini N ] [ rx-jumbo N ] [ tx N ] -k|--show-features|--show-offloadGet state of protocol offload and other featuresSet protocol offload and other features [ raw on|off ] [ file FILENAME ] [ raw on|off ] [ offset N ] [ length N ] [ magic N ] [ offset N ] [ length N ] [ value N ] Show visible port identification (e.g. blinking) [ TIME-IN-SECONDS ] [ online | offline | external_lb ] -n|-u|--show-nfc|--show-ntupleShow Rx network flow classification options or rules [ rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 [context %d] | rule %d ] -N|-U|--config-nfc|--config-ntupleConfigure Rx network flow classification options or rules rx-flow-hash tcp4|udp4|ah4|esp4|sctp4|tcp6|udp6|ah6|esp6|sctp6 m|v|t|s|d|f|n|r... [context %d] | flow-type ether|ip4|tcp4|udp4|sctp4|ah4|esp4|ip6|tcp6|udp6|ah6|esp6|sctp6 [ src %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ] [ dst %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ] [ proto %d [m %x] ] [ src-ip IP-ADDRESS [m IP-ADDRESS] ] [ dst-ip IP-ADDRESS [m IP-ADDRESS] ] [ tos %d [m %x] ] [ tclass %d [m %x] ] [ l4proto %d [m %x] ] [ src-port %d [m %x] ] [ dst-port %d [m %x] ] [ spi %d [m %x] ] [ vlan-etype %x [m %x] ] [ vlan %x [m %x] ] [ user-def %x [m %x] ] [ dst-mac %x:%x:%x:%x:%x:%x [m %x:%x:%x:%x:%x:%x] ] [ action %d ] [ context %d ] [ loc %d]] | delete %d Show time stamping capabilities-x|--show-rxfh-indir|--show-rxfhShow Rx flow hash indirection table and/or RSS hash keySet Rx flow hash indirection table and/or RSS hash key [ context %d|new ] [ equal N | weight W0 W1 ... | default ] [ hkey %x:%x:%x:%x:%x:.... ] [ hfunc FUNC ] [ delete ] Flash firmware image from the specified file to a region on the device FILENAME [ REGION-NUMBER-TO-FLASH ] Show permanent hardware address [ rx N ] [ tx N ] [ other N ] [ combined N ] -m|--dump-module-eeprom|--module-infoQuery/Decode Module EEPROM information and optical diagnostics if available [ raw on|off ] [ hex on|off ] [ offset N ] [ length N ] [ eee on|off ] [ advertise %x ] [ tx-lpi on|off ] [ tx-timer %d ] [ encoding auto|off|rs|baser ] none (HWTSTAMP_FILTER_NONE)all (HWTSTAMP_FILTER_ALL)some (HWTSTAMP_FILTER_SOME)ptpv1-l4-event (HWTSTAMP_FILTER_PTP_V1_L4_EVENT)ptpv1-l4-sync (HWTSTAMP_FILTER_PTP_V1_L4_SYNC)ptpv1-l4-delay-req (HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ)ptpv2-l4-event (HWTSTAMP_FILTER_PTP_V2_L4_EVENT)ptpv2-l4-sync (HWTSTAMP_FILTER_PTP_V2_L4_SYNC)ptpv2-l4-delay-req (HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ)ptpv2-l2-event (HWTSTAMP_FILTER_PTP_V2_L2_EVENT)ptpv2-l2-sync (HWTSTAMP_FILTER_PTP_V2_L2_SYNC)ptpv2-l2-delay-req (HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ)ptpv2-event (HWTSTAMP_FILTER_PTP_V2_EVENT)ptpv2-sync (HWTSTAMP_FILTER_PTP_V2_SYNC)ptpv2-delay-req (HWTSTAMP_FILTER_PTP_V2_DELAY_REQ)ntp-all (HWTSTAMP_FILTER_NTP_ALL)off (HWTSTAMP_TX_OFF)on (HWTSTAMP_TX_ON)one-step-sync (HWTSTAMP_TX_ONESTEP_SYNC)hardware-transmit (SOF_TIMESTAMPING_TX_HARDWARE)software-transmit (SOF_TIMESTAMPING_TX_SOFTWARE)hardware-receive (SOF_TIMESTAMPING_RX_HARDWARE)software-receive (SOF_TIMESTAMPING_RX_SOFTWARE)software-system-clock (SOF_TIMESTAMPING_SOFTWARE)hardware-legacy-clock (SOF_TIMESTAMPING_SYS_HARDWARE)hardware-raw-clock (SOF_TIMESTAMPING_RAW_HARDWARE)0H@H@J@J@J@J@`J@@J@J@J@J@J@J@M@M@M@M@M@M@M@M@M@M@M@M@M@M@M@xM@pM@M@L@0U@T@T@_T@=T@T@S@S@S@_S@0U@'S@@@kt@@kt@kt@@kt@kt@kt@kt@kt@@kt@kt@@kt@kt@@kt@@ 123  !"#$%&'()*+,-./0456789:;<=>?@ABBBB#B1B@BOB_B nB~BBBBBBBB B B2 BD BV B g B!x B" B# B$ B% B& B' B( B)!B*!B+/!B,@!B-Q!B.c!B/t!B0!B4!B5!B6!B7!B8!B9!B:"B;"B<&"B=A"B>T"B?g"B@z"BA"BB"BBp@"B@EB<%BN%BЅ@FB8FBi%B1@FBGBt%B`@8GB%B @%B%B%BQ@%B%B%B@&B&B@[@!&BXGB.&B0@@&BT&BY@e&Bw&BGB`@GB@HB&Bp@&B&BV@&BHB&Bp;@&B&B`U@&BHB&B@'B'B@'BIB0IB`IBIBIBJB@JBxJBJBJB(KB`KBKBKBLBPLBLBLBLBMB@MBxMBMBMB NBXNB1'BA8'BA@'BAF'B@N'B0@T'B0@['B0@_'BP"Ad'B%Aj'BAB0OAr'B@w'B@'B0tA'BA'B`A'BA'B`A'BA'B@A'BA'B A'BA'BpA'BA'B@@'BA'BPA'BP BB'B(BB(B#(B1(B4(BC(BV(BZ(Bs(B(B(B(B!"(B(B(B#$ )B(B )B+,@,)B)B))B0)B7)BG)B%X)B_)Bo)B%)B)B)B)B)B)B)B)B)BB)B)B )B@)B)B)B*B *B*B*B *B@ Src IP addr: %s mask: %s Dest IP addr: %s mask: %s TOS: 0x%x mask: 0x%x Src IP addr: %s mask: %s Dest IP addr: %s mask: %s Traffic Class: 0x%x mask: 0x%x Src port: %d mask: 0x%x Dest port: %d mask: 0x%x Rule Type: IPSEC AH over IPv4 Rule Type: IPSEC ESP over IPv4 Protocol: %d mask: 0x%x L4 bytes: 0x%x mask: 0x%x Rule Type: IPSEC AH over IPv6 Rule Type: IPSEC ESP over IPv6 Flow Type: Raw Ethernet Src MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X Dest MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X Ethertype: 0x%X mask: 0x%X VLAN EtherType: 0x%x mask: 0x%x VLAN: 0x%x mask: 0x%x User-defined: 0x%llx mask: 0x%llx Dest MAC addr: %02X:%02X:%02X:%02X:%02X:%02X mask: %02X:%02X:%02X:%02X:%02X:%02X Action: Direct to queue %llu rxclass: Cannot get RX class ruleIPV4_USER_FLOW with wrong ip_ver rxclass: Cannot get RX class rule countrxclass: Cannot allocate memory for RX class rule locationsrxclass: Cannot get RX class rulesrmgr: Cannot allocate memory for RX class rule locationsrmgr: Cannot get RX class rulesrmgr: Invalid RX class rules table sizermgr: Cannot allocate memory for RX class rulesrmgr: Cannot find appropriate slot to insert rule rmgr: Cannot insert RX class rulermgr: Cannot delete RX class ruleAdd rule, unrecognized option[%s] Filter: %d Rule Type: TCP over IPv4 Rule Type: UDP over IPv4 Rule Type: SCTP over IPv4 SPI: %d mask: 0x%x Rule Type: Raw IPv4 Rule Type: TCP over IPv6 Rule Type: UDP over IPv6 Rule Type: SCTP over IPv6 Rule Type: Raw IPv6 Unknown Flow type: %d RSS Context ID: %u Action: Drop rxclass: Unknown flow type Total %d rules rmgr: Location out of range Added rule with ID %d 'context' missing value Invalid context value[%s] Bad context value %x %s-maskAdd rule, invalid syntax Invalid %s value[%s] Invalid %s mask[%s] srcdstactionlocvlan-etypeuser-defsrc-ipdst-iptclassl4protol4dataspisrc-portdst-portdst-mactosM@4@4@4@M@o@o@o@M@@@H@H@@@M@M@M@P@0@@@P@@@X@@X@@@@@@@@@g@3@@q@C@ @@hB  RhB LhBXhBhBhB@2)BBhBDhB LhB \hB@(phB)qhB0$liB0$liB$liB &nhBhBhB@2)BBhBDiB :hB LhB \hB@(piB0$lhBhBhB@2)BBhBDiB :hB LhB \hB@(piB$liB &nhBhBhB@2)BBhBDiB :hB LhB P!iB@XhBZhB0 TiB0 TiB TiB VhBhBhB@2)BBhBDiB :hB LhB P!iB@XiB0 ThBhBhB@2)BBhBDiB :hB LhB P!iB@XiB TiB VhBhBhB@2)BBhBDiB :StoppedEnabledDisabledYesNo10Mbits/ Sec100Mbits/SecDescriptor Registers Command Registers Interrupt Registers Link status Register ValidInvalid0x00100: Transmit descriptor base address register %08X 0x00140: Transmit descriptor length register 0x%08X 0x00120: Receive descriptor base address register %08X 0x00150: Receive descriptor length register 0x%08X 0x00048: Command 0 register 0x%08X Interrupts: %s Device: %s 0x00050: Command 2 register 0x%08X Promiscuous mode: %s Retransmit on underflow: %s 0x00054: Command 3 register 0x%08X Jumbo frame: %s Admit only VLAN frame: %s Delete VLAN tag: %s 0x00064: Command 7 register 0x%08X 0x00038: Interrupt register 0x%08X Any interrupt is set: %s Link change interrupt: %s Register 0 auto-poll interrupt: %s Transmit interrupt: %s Software timer interrupt: %s Receive interrupt: %s 0x00040: Interrupt enable register 0x%08X Link change interrupt: %s Register 0 auto-poll interrupt: %s Transmit interrupt: %s Software timer interrupt: %s Receive interrupt: %s Logical Address Filter Register 0x00168: Logical address filter register 0x%08X%08X 0x00030: Link status register 0x%08X Link status: %s Auto negotiation complete %s Duplex %s Speed %s 0x00030: Link status register 0x%08X Link status: %s 0x40: CSR8 (Missed Frames Counter) 0x%08x Start/Stop Backoff Counter Flaky oscillator disable Transmit buffer unavailable Transmit jabber timeout Receive buffer unavailable Receive watchdog timeout Abnormal interrupt summary Normal interrupt summary Network connection error AUI_TP pin autoconfiguration SIA PLL external input enable Encoder input multiplexer Serial interface input multiplexer Collision squelch enable Collision detect enable Receive watchdog disable Receive watchdog release Special capture effect enabled Early receive interrupt Selected port receive activity Non-selected port receive activity Link partner negotiable SIA register reset asserted CSR autoconfiguration enabled 10base-T/AUI autosensing 0x00: CSR0 (Bus Mode) 0x%08x %s %s address space Cache alignment: %s Programmable burst length unlimited Programmable burst length %d longwords %s endian data buffers Descriptor skip length %d longwords %s bus arbitration scheme Software reset asserted 0x18: CSR3 (Rx Ring Base Address) 0x%08x 0x20: CSR4 (Tx Ring Base Address) 0x%08x 0x28: CSR5 (Status) 0x%08x %s Transmit process %s Receive process %s Link %s Normal interrupts: %s%s%s Abnormal intr: %s%s%s%s%s%s%s%s 0x30: CSR6 (Operating Mode) 0x%08x %s%s Transmit threshold %d bytes Transmit DMA %sabled %s Operating mode: %s %s duplex %s%s%s%s%s%s%s Receive DMA %sabled %s filtering mode 0x38: CSR7 (Interrupt Mask) 0x%08x %s%s%s%s%s%s%s%s%s%s%s%s%s%s%s0x48: CSR9 (Ethernet Address ROM) 0x%08x 0x58: CSR11 (Full Duplex Autoconfig) 0x%08x 0x60: CSR12 (SIA Status) 0x%08x %s%s%s%s%s%s%s AUI_TP pin: %s 0x68: CSR13 (SIA Connectivity) 0x%08x %s%s%s%s External port output multiplexer select: %u%u%u%u %s%s%s%s %s interface selected %s%s%s0x70: CSR14 (SIA Transmit and Receive) 0x%08x %s%s%s%s%s%s%s %s %s%s%s%s0x78: CSR15 (SIA General) 0x%08x %s%s%s%s%s%s%s%s%s%s0x00: CSR0 (Bus Mode) 0x%08x %s endian descriptors %s %s address space Cache alignment: %s Normal interrupts: %s%s%s%s%s Abnormal intr: %s%s%s%s%s%s%s 0x38: CSR7 (Interrupt Mask) 0x%08x %s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s0x48: CSR9 (Boot and Ethernet ROMs) 0x%08x Select bits: %s%s%s%s%s%s Data: %d%d%d%d%d%d%d%d 0x50: CSR10 (Boot ROM Address) 0x%08x 0x58: CSR11 (General Purpose Timer) 0x%08x %s Timer value: %u cycles 0x60: CSR12 (SIA Status) 0x%08x Link partner code word 0x%04x %s NWay state: %s %s%s%s%s%s%s%s%s%s%s%s0x68: CSR13 (SIA Connectivity) 0x%08x SIA Diagnostic Mode 0x%04x %s %s%s0x70: CSR14 (SIA Transmit and Receive) 0x%08x %s%s%s%s%s%s%s%s%s%s %s %s%s%s%s0x78: CSR15 (SIA General) 0x%08x %s%s%s%s%s%s%s%s%s%s%s%s %s port selected %s%s%s Bus error: (unknown code, reserved)16-longword boundary alignment32-longword boundary alignmentTransmit automatic polling every 200 secondsTransmit automatic polling every 800 secondsTransmit automatic polling every 1.6 milliseconds Counter overflow No missed frames %u missed frames DiagnosticStandardRound-robinRX-has-priorityBigLittlefailRxOKTxNoBufs TxOK FD_Short AUI_TP RxTimeout RxStopped RxNoBufs TxUnder TxJabber TxStop HashPerfectendis Hash-only Filtering Pass Bad Frames Inverse Filtering Promisc Mode Pass All Multicast Forcing collisions Back pressure enabled Capture effect enabled Transmit interrupt Transmit stopped Transmit underflow Receive interrupt Receive stopped AUI_TP pin Full duplex Link fail System error AUITP Autopolarity state PLL self-test done PLL self-test pass PLL sampler low PLL sampler high SIA reset CSR autoconfiguration 10base-T APLL start Input enable Enable pins 1, 3 Enable pins 2, 4 Enable pins 5, 6, 7 Encoder enable Loopback enable Driver enable Link pulse send enable Receive squelch enable Heartbeat enable Link test enable Autopolarity enable Set polarity plus Jabber disable Host unjab Jabber clock Test clock Force unsquelch Force link fail PLL self-test start Force receiver low EarlyRx TimerExp ANC Link pass Timer expired ExtReg SROM BootROM Read Mode Continuous mode Unstable NLP detected Transmit remote fault AUI/BNC port10base-T port Must Be One Autonegotiation enable BNC GP LED1 enable GP LED1 on LED stretch disable GP LED2 enable GP LED2 on 21040 Registers 21041 Registers Compensation Disabled ModeHigh Power ModeNormal Compensation ModeAutonegotiation disableTransmit disableAbility detectAcknowledge detectComplete acknowledgeFLP link good, nway completeLink checkunknown (reserved)stoppedrunning: fetch descrunning: chk pkt endrunning: wait for pktsuspendedrunning: closerunning: flushrunning: queuerunning: wait xmit endrunning: read bufrunning: setup packetrunning: close descnormalinternal loopbackexternal loopbackunknown (not used) Bus error: parity Bus error: master abort Bus error: target abortnot used8-longword boundary alignmentNo transmit automatic pollingBBB-BFB^BoB~BBBÍB΍BBBBB(B2BABPBBB_BvB΍BB(BBBBˎBݎBH`BB&B B B B B BDBMBPBpBkBBBBMDI MDI-X Unknown SCB Status Word (Lower Word) 0x%04X RU Status: Idle RU Status: Suspended RU Status: No Resources RU Status: Ready RU Status: Suspended with no more RBDs RU Status: No Resources due to no more RBDs RU Status: Ready with no RBDs present RU Status: Unknown State CU Status: Idle CU Status: Suspended CU Status: Active CU Status: Unknown State ---- Interrupts Pending ---- Flow Control Pause: %s Early Receive: %s Software Generated Interrupt: %s MDI Done: %s RU Not In Ready State: %s CU Not in Active State: %s RU Received Frame: %s CU Completed Command: %s SCB Command Word (Upper Word) 0x%04X RU Command: No Command RU Command: RU Start RU Command: RU Resume RU Command: RU Abort RU Command: Load RU Base RU Command: Unknown CU Command: No Command CU Command: CU Start CU Command: CU Resume CU Command: Load Dump Counters Address CU Command: Dump Counters CU Command: Load CU Base CU Command: Dump & Reset Counters CU Command: Unknown Software Generated Interrupt: %s ---- Interrupts Masked ---- ALL Interrupts: %s Flow Control Pause: %s Early Receive: %s RU Not In Ready State: %s CU Not in Active State: %s RU Received Frame: %s CU Completed Command: %s MDI/MDI-X Status: @@@`@ @`@`@`@`@@@`@`@@@`@@@ @(@ @@@@@@@@@@@enableddisabledresetbiglittle100Mb/s10Mb/s1000Mb/sno link config64-bit32-bitPCI-XPCIdon't passignoredfilteredacceptignore1/41/2reserved1/8163842048102425651281924096IGPM88unknownIGP2UpDown50-800-5080-110110-140140+reverseforced5-bitMIIforce MDIXforce MDI1000 auto, 10/100 MDIwtf66MHz100MHz133MHzPCI Express0x00000: CTRL (Device control register) 0x%08X Endian mode (buffers): %s Link reset: %s Set link up: %s Invert Loss-Of-Signal: %s Receive flow control: %s Transmit flow control: %s VLAN mode: %s Auto speed detect: %s Speed select: %s Force speed: %s Force duplex: %s 0x00008: STATUS (Device status register) 0x%08X Duplex: %s Link up: %s TBI mode: %s Link speed: %s Bus type: %s Port number: %s TBI mode: %s Link speed: %s Bus type: %s Bus speed: %s Bus width: %s 0x00100: RCTL (Receive control register) 0x%08X Receiver: %s Store bad packets: %s Unicast promiscuous: %s Multicast promiscuous: %s Long packet: %s Descriptor minimum threshold size: %s Broadcast accept mode: %s VLAN filter: %s Canonical form indicator: %s Discard pause frames: %s Pass MAC control frames: %s Receive buffer size: %s 0x02808: RDLEN (Receive desc length) 0x%08X 0x02810: RDH (Receive desc head) 0x%08X 0x02818: RDT (Receive desc tail) 0x%08X 0x02820: RDTR (Receive delay timer) 0x%08X 0x00400: TCTL (Transmit ctrl register) 0x%08X Transmitter: %s Pad short packets: %s Software XOFF Transmission: %s Re-transmit on late collision: %s 0x03808: TDLEN (Transmit desc length) 0x%08X 0x03810: TDH (Transmit desc head) 0x%08X 0x03818: TDT (Transmit desc tail) 0x%08X 0x03820: TIDV (Transmit delay timer) 0x%08X PHY type: %s M88 PHY STATUS REGISTER: 0x%08X Jabber: %s Polarity: %s Downshifted: %s MDI/MDIX: %s Cable Length Estimate: %s meters Link State: %s Speed & Duplex Resolved: %s Page Received: %s Duplex: %s Speed: %s mbps M88 PHY CONTROL REGISTER: 0x%08X Jabber function: %s Auto-polarity: %s SQE Test: %s CLK125: %s Auto-MDIX: %s Extended 10Base-T Distance: %s 100Base-TX Interface: %s Scrambler: %s Force Link Good: %s Assert CRS on Transmit: %s        PHY Registers JAGCore Global Registers TXDMA Registers RXDMA Registers 0x0, Basic Control Reg = 0x%04X 0x1, Basic Status Reg = 0x%04X 0x2, PHY identifier 1 = 0x%04X 0x3, PHY identifier 2 = 0x%04X 0x4, Auto Neg Advertisement = 0x%04X 0x5, Auto Neg L Partner Ability = 0x%04X 0x6, Auto Neg Expansion = 0x%04X 0x7, Reserved = 0x%04X 0x8, Reserved = 0x%04X 0x9, 1000T Control = 0x%04X 0xA, 1000T Status = 0x%04X 0xB, Reserved = 0x%04X 0xC, Reserved = 0x%04X 0xD, MMD Access Control = 0x%04X 0xE, MMD access Data = 0x%04X 0xF, Extended Status = 0x%04X 0x10, Phy Index = 0x%04X 0x11, Phy Data = 0x%04X 0x12, MPhy Control = 0x%04X 0x13, Phy Loopback Control1 = 0x%04X 0x14, Phy Loopback Control2 = 0x%04X 0x15, Register Management = 0x%04X 0x16, Phy Config = 0x%04X 0x17, Phy Phy Control = 0x%04X 0x18, Phy Interrupt Mask = 0x%04X 0x19, Phy Interrupt Status = 0x%04X 0x1A, Phy Phy Status = 0x%04X 0x1B, Phy LED1 = 0x%04X 0x1C, Phy LED2 = 0x%04X 0x0, TXQ Start Address = 0x%04X 0x1, TXQ End Address = 0x%04X 0x2, RXQ Start Address = 0x%04X 0x3, RXQ End Address = 0x%04X 0x4, Power Management Status = 0x%04X 0x5, Interrupt Status = 0x%04X 0x6, Interrupt Mask = 0x%04X 0x7, Int Alias Clear Mask = 0x%04X 0x8, Int Status Alias = 0x%04X 0x9, Software Reset = 0x%04X 0xA, SLV Timer = 0x%04X 0xB, MSI Config = 0x%04X 0xC, Loopback = 0x%04X 0xD, Watchdog Timer = 0x%04X 0x0, Control Status = 0x%04X 0x1, Packet Ring Base Addr (Hi) = 0x%04X 0x2, Packet Ring Base Addr (Lo) = 0x%04X 0x3, Packet Ring Num Descrs = 0x%04X 0x4, TX Queue Write Address = 0x%04X 0x5, TX Queue Write Address Ext = 0x%04X 0x6, TX Queue Read Address = 0x%04X 0x7, Status Writeback Addr (Hi) = 0x%04X 0x8, Status Writeback Addr (Lo) = 0x%04X 0x9, Service Request = 0x%04X 0xA, Service Complete = 0x%04X 0xB, Cache Read Index = 0x%04X 0xC, Cache Write Index = 0x%04X 0xD, TXDMA Error = 0x%04X 0xE, Descriptor Abort Count = 0x%04X 0xF, Payload Abort Count = 0x%04X 0x10, Writeback Abort Count = 0x%04X 0x11, Descriptor Timeout Count = 0x%04X 0x12, Payload Timeout Count = 0x%04X 0x13, Writeback Timeout Count = 0x%04X 0x14, Descriptor Error Count = 0x%04X 0x15, Payload Error Count = 0x%04X 0x16, Writeback Error Count = 0x%04X 0x17, Dropped TLP Count = 0x%04X 0x18, New service Complete = 0x%04X 0x1A, Ethernet Packet Count = 0x%04X 0x1, Writeback Addr (Hi) = 0x%04X 0x2, Writeback Addr (Lo) = 0x%04X 0x3, Num Packets Done = 0x%04X 0x4, Max Packet Time = 0x%04X 0x5, RX Queue Read Addr = 0x%04X 0x6, RX Queue Read Address Ext = 0x%04X 0x7, RX Queue Write Addr = 0x%04X 0x8, Packet Ring Base Addr (Hi) = 0x%04X 0x9, Packet Ring Base Addr (Lo) = 0x%04X 0xA, Packet Ring Num Descrs = 0x%04X 0xE, Packet Ring Avail Offset = 0x%04X 0xF, Packet Ring Full Offset = 0x%04X 0x10, Packet Ring Access Index = 0x%04X 0x11, Packet Ring Min Descrip = 0x%04X 0x12, FBR0 Address (Lo) = 0x%04X 0x13, FBR0 Address (Hi) = 0x%04X 0x14, FBR0 Num Descriptors = 0x%04X 0x15, FBR0 Available Offset = 0x%04X 0x16, FBR0 Full Offset = 0x%04X 0x17, FBR0 Read Index = 0x%04X 0x18, FBR0 Minimum Descriptors = 0x%04X 0x19, FBR1 Address (Lo) = 0x%04X 0x1A, FBR1 Address (Hi) = 0x%04X 0x1B, FBR1 Num Descriptors = 0x%04X 0x1C, FBR1 Available Offset = 0x%04X 0x1D, FBR1 Full Offset = 0x%04X 0x1E, FBR1 Read Index = 0x%04X 0x1F, FBR1 Minimum Descriptors = 0x%04X pausedundefinedSERDES0x00000: CTRL (Device control register) 0x%08X Invert Loss-Of-Signal: %s Receive flow control: %s Transmit flow control: %s VLAN mode: %s Set link up: %s D3COLD WakeUp capability advertisement: %s Auto speed detect: %s Speed select: %s Force speed: %s Force duplex: %s 0x00008: STATUS (Device status register) 0x%08X Duplex: %s Link up: %s Transmission: %s DMA clock gating: %s TBI mode: %s Link speed: %s Bus type: %s 0x00100: RCTL (Receive control register) 0x%08X Receiver: %s Store bad packets: %s Unicast promiscuous: %s Multicast promiscuous: %s Long packet: %s Descriptor minimum threshold size: %s Broadcast accept mode: %s VLAN filter: %s Cononical form indicator: %s Discard pause frames: %s Pass MAC control frames: %s Loopback mode: %s Receive buffer size: %s 0x02808: RDLEN (Receive desc length) 0x%08X 0x02810: RDH (Receive desc head) 0x%08X 0x02818: RDT (Receive desc tail) 0x%08X 0x00400: TCTL (Transmit ctrl register) 0x%08X Transmitter: %s Pad short packets: %s Software XOFF Transmission: %s Re-transmit on late collision: %s 0x03808: TDLEN (Transmit desc length) 0x%08X 0x03810: TDH (Transmit desc head) 0x%08X 0x03818: TDT (Transmit desc tail) 0x%08X 0x00018: CTRL_EXT (Extended device control) 0x%08X 0x00018: MDIC (MDI control) 0x%08X 0x00024: SCTL (SERDES ANA) 0x%08X 0x00034: CONNSW (Copper/Fiber switch control) 0x%08X 0x00038: VET (VLAN Ether type) 0x%08X 0x00E00: LEDCTL (LED control) 0x%08X 0x01000: PBA (Packet buffer allocation) 0x%08X 0x01008: PBS (Packet buffer size) 0x%08X 0x01048: FRTIMER (Free running timer) 0x%08X 0x0104C: TCPTIMER (TCP timer) 0x%08X 0x00010: EEC (EEPROM/FLASH control) 0x%08X 0x01580: EICR (Extended interrupt cause) 0x%08X 0x01520: EICS (Extended interrupt cause set) 0x%08X 0x01524: EIMS (Extended interrup set/read) 0x%08X 0x01528: EIMC (Extended interrupt mask clear) 0x%08X 0x0152C: EIAC (Extended interrupt auto clear) 0x%08X 0x01530: EIAM (Extended interrupt auto mask) 0x%08X 0x01500: ICR (Interrupt cause read) 0x%08X 0x01504: ICS (Interrupt cause set) 0x%08X 0x01508: IMS (Interrupt mask set/read) 0x%08X 0x0150C: IMC (Interrupt mask clear) 0x%08X 0x04100: IAC (Interrupt assertion count) 0x%08X 0x01510: IAM (Interr acknowledge auto-mask) 0x%08X 0x05AC0: IMIRVP (Immed interr rx VLAN priority) 0x%08X 0x00028: FCAL (Flow control address low) 0x%08X 0x0002C: FCAH (Flow control address high) 0x%08X 0x00170: FCTTV (Flow control tx timer value) 0x%08X 0x02160: FCRTL (Flow control rx threshold low) 0x%08X 0x02168: FCRTH (Flow control rx threshold high) 0x%08X 0x02460: FCRTV (Flow control refresh threshold) 0x%08X 0x05000: RXCSUM (Receive checksum control) 0x%08X 0x05004: RLPML (Receive long packet max length) 0x%08X 0x05008: RFCTL (Receive filter control) 0x%08X 0x05818: MRQC (Multiple rx queues command) 0x%08X 0x0581C: VMD_CTL (VMDq control) 0x%08X 0x00404: TCTL_EXT (Transmit control extended) 0x%08X 0x00410: TIPG (Transmit IPG) 0x%08X 0x03590: DTXCTL (DMA tx control) 0x%08X 0x05800: WUC (Wake up control) 0x%08X 0x05808: WUFC (Wake up filter control) 0x%08X 0x05810: WUS (Wake up status) 0x%08X 0x05838: IPAV (IP address valid) 0x%08X 0x05900: WUPL (Wake up packet length) 0x%08X 0x04200: PCS_CFG (PCS configuration 0) 0x%08X 0x04208: PCS_LCTL (PCS link control) 0x%08X 0x0420C: PCS_LSTS (PCS link status) 0x%08X 0x04218: PCS_ANADV (AN advertisement) 0x%08X 0x0421C: PCS_LPAB (Link partner ability) 0x%08X 0x04220: PCS_NPTX (Next Page transmit) 0x%08X 0x04224: PCS_LPABNP (Link partner ability Next Page) 0x%08X 0x04000: CRCERRS (CRC error count) 0x%08X 0x04004: ALGNERRC (Alignment error count) 0x%08X 0x04008: SYMERRS (Symbol error count) 0x%08X 0x0400C: RXERRC (RX error count) 0x%08X 0x04010: MPC (Missed packets count) 0x%08X 0x04014: SCC (Single collision count) 0x%08X 0x04018: ECOL (Excessive collisions count) 0x%08X 0x0401C: MCC (Multiple collision count) 0x%08X 0x04020: LATECOL (Late collisions count) 0x%08X 0x04028: COLC (Collision count) 0x%08X 0x04030: DC (Defer count) 0x%08X 0x04034: TNCRS (Transmit with no CRS) 0x%08X 0x04038: SEC (Sequence error count) 0x%08X 0x0403C: HTDPMC (Host tx discrd pkts MAC count) 0x%08X 0x04040: RLEC (Receive length error count) 0x%08X 0x04048: XONRXC (XON received count) 0x%08X 0x0404C: XONTXC (XON transmitted count) 0x%08X 0x04050: XOFFRXC (XOFF received count) 0x%08X 0x04054: XOFFTXC (XOFF transmitted count) 0x%08X 0x04058: FCRUC (FC received unsupported count) 0x%08X 0x0405C: PRC64 (Packets rx (64 B) count) 0x%08X 0x04060: PRC127 (Packets rx (65-127 B) count) 0x%08X 0x04064: PRC255 (Packets rx (128-255 B) count) 0x%08X 0x04068: PRC511 (Packets rx (256-511 B) count) 0x%08X 0x0406C: PRC1023 (Packets rx (512-1023 B) count) 0x%08X 0x04070: PRC1522 (Packets rx (1024-max B) count) 0x%08X 0x04074: GPRC (Good packets received count) 0x%08X 0x04078: BPRC (Broadcast packets rx count) 0x%08X 0x0407C: MPRC (Multicast packets rx count) 0x%08X 0x04080: GPTC (Good packets tx count) 0x%08X 0x04088: GORCL (Good octets rx count lower) 0x%08X 0x0408C: GORCH (Good octets rx count upper) 0x%08X 0x04090: GOTCL (Good octets tx count lower) 0x%08X 0x04094: GOTCH (Good octets tx count upper) 0x%08X 0x040A0: RNBC (Receive no buffers count) 0x%08X 0x040A4: RUC (Receive undersize count) 0x%08X 0x040A8: RFC (Receive fragment count) 0x%08X 0x040AC: ROC (Receive oversize count) 0x%08X 0x040B0: RJC (Receive jabber count) 0x%08X 0x040B4: MGPRC (Management packets rx count) 0x%08X 0x040B8: MGPDC (Management pkts dropped count) 0x%08X 0x040BC: MGPTC (Management packets tx count) 0x%08X 0x040C0: TORL (Total octets received lower) 0x%08X 0x040C4: TORH (Total octets received upper) 0x%08X 0x040C8: TOTL (Total octets transmitted lower) 0x%08X 0x040CC: TOTH (Total octets transmitted upper) 0x%08X 0x040D0: TPR (Total packets received) 0x%08X 0x040D4: TPT (Total packets transmitted) 0x%08X 0x040D8: PTC64 (Packets tx (64 B) count) 0x%08X 0x040DC: PTC127 (Packets tx (65-127 B) count) 0x%08X 0x040E0: PTC255 (Packets tx (128-255 B) count) 0x%08X 0x040E4: PTC511 (Packets tx (256-511 B) count) 0x%08X 0x040E8: PTC1023 (Packets tx (512-1023 B) count) 0x%08X 0x040EC: PTC1522 (Packets tx (> 1024 B) count) 0x%08X 0x040F0: MPTC (Multicast packets tx count) 0x%08X 0x040F4: BPTC (Broadcast packets tx count) 0x%08X 0x040F8: TSCTC (TCP segment context tx count) 0x%08X 0x04104: RPTHC (Rx packets to host count) 0x%08X 0x04118: HGPTC (Host good packets tx count) 0x%08X 0x04128: HGORCL (Host good octets rx cnt lower) 0x%08X 0x0412C: HGORCH (Host good octets rx cnt upper) 0x%08X 0x04130: HGOTCL (Host good octets tx cnt lower) 0x%08X 0x04134: HGOTCH (Host good octets tx cnt upper) 0x%08X 0x04138: LENNERS (Length error count) 0x%08X 0x04228: SCVPC (SerDes/SGMII code viol pkt cnt) 0x%08X 0x0A018: HRMPC (Header redir missed pkt count) 0x%08X 0x0%02X: SRRCTL%d (Split and replic rx ctl%d) 0x%08X 0x0%02X: PSRTYPE%d (Packet split receive type%d) 0x%08X 0x0%02X: RDBAL%d (Rx desc base addr low%d) 0x%08X 0x0%02X: RDBAH%d (Rx desc base addr high%d) 0x%08X 0x0%02X: RDLEN%d (Rx descriptor length%d) 0x%08X 0x0%02X: RDH%d (Rx descriptor head%d) 0x%08X 0x0%02X: RDT%d (Rx descriptor tail%d) 0x%08X 0x0%02X: RXDCTL%d (Rx descriptor control%d) 0x%08X 0x0%02X: EITR%d (Interrupt throttle%d) 0x%08X 0x0%02X: IMIR%d (Immediate interrupt Rx%d) 0x%08X 0x0%02X: IMIREXT%d (Immediate interr Rx extended%d) 0x%08X 0x0%02X: RAL%02d (Receive address low%02d) 0x%08X 0x0%02X: RAH%02d (Receive address high%02d) 0x%08X 0x0%02X: TDBAL%d (Tx desc base address low%d) 0x%08X 0x0%02X: TDBAH%d (Tx desc base address high%d) 0x%08X 0x0%02X: TDLEN%d (Tx descriptor length%d) 0x%08X 0x0%02X: TDH%d (Transmit descriptor head%d) 0x%08X 0x0%02X: TDT%d (Transmit descriptor tail%d) 0x%08X 0x0%02X: TXDCTL%d (Transmit descriptor control%d) 0x%08X 0x0%02X: TDWBAL%d (Tx desc complete wb addr low%d) 0x%08X 0x0%02X: TDWBAH%d (Tx desc complete wb addr hi%d) 0x%08X 0x0%02X: DCA_TXCTRL%d (Tx DCA control%d) 0x%08X 0x0%02X: IP4AT%d (IPv4 address table%d) 0x%08X 0x0%02X: IP6AT%d (IPv6 address table%d) 0x%08X 0x0%02X: WUPM%02d (Wake up packet memory%02d) 0x%08X 0x0%02X: FFMT%03d (Flexible filter mask table%03d) 0x%08X 0x0%02X: FFVT%03d (Flexible filter value table%03d) 0x%08X 0x0%02X: FFLT%d (Flexible filter length table%d) 0x%08X 0x03410: TDFH (Tx data FIFO head) 0x%08X 0x03418: TDFT (Tx data FIFO tail) 0x%08X 0x03420: TDFHS (Tx data FIFO head saved) 0x%08X 0x03430: TDFPC (Tx data FIFO packet count) 0x%08X addr_low0x%04lx: %-16s 0x%08x addr_highhash_table_highhash_table_lowr_des_startx_des_startr_buff_sizeecntrlieventimaskivecr_des_activex_des_activemii_datamii_speedr_boundr_fstartx_fstartfun_coder_cntrlr_hashx_cntrlMAL%d Registers TX| RX| CTP%d = 0x%08x RCBS%d = 0x%08x (%d) EMAC%d Registers IPCR = 0x%08x ZMII%d Registers RGMII%d Registers FER = %08x SSR = %08x TAH%d Registers CFG = 0x%08x ESR = 0x%08x IER = 0x%08x TX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x RX|CASR = 0x%08x CARR = 0x%08x EOBISR = 0x%08x DEIR = 0x%08x This driver version doesn't support information output for EMAC area, please update it or use older ethtool versionMR0 = 0x%08x MR1 = 0x%08x RMR = 0x%08x ISR = 0x%08x ISER = 0x%08x TMR0 = 0x%08x TMR1 = 0x%08x TRTR = 0x%08x RWMR = 0x%08x IAR = %04x%08x LSA = %04x%08x VTPID = 0x%04x VTCI = 0x%04x IPGVR = 0x%04x STACR = 0x%08x OCTX = 0x%08x OCRX = 0x%08x MAHR = 0x%08x MALR = 0x%08x MMAHR = 0x%08x MMALR = 0x%08x REVID = 0x%08x IAHT = 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x GAHT = 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x FER = %08x SSR = %08x SMIISR = %08x REVID = %08x MR = %08x TSR = %08x SSR0 = %08x SSR1 = %08x SSR2 = %08x SSR3 = %08x SSR4 = %08x SSR5 = %08x 0x00000: CTRL0 (Device control register) 0x%08X Link reset: %s VLAN mode: %s 0x00010: STATUS (Device status register) 0x%08X Link up: %s Bus type: %s Bus speed: %s Bus width: %s 0x00100: RCTL (Receive control register) 0x%08X Receiver: %s Store bad packets: %s Unicast promiscuous: %s Multicast promiscuous: %s Descriptor minimum threshold size: %s Broadcast accept mode: %s VLAN filter: %s Cononical form indicator: %s 0x00120: RDLEN (Receive desc length) 0x%08X 0x00128: RDH (Receive desc head) 0x%08X 0x00130: RDT (Receive desc tail) 0x%08X 0x00138: RDTR (Receive delay timer) 0x%08X 0x00600: TCTL (Transmit ctrl register) 0x%08X Transmitter: %s 0x00610: TDLEN (Transmit desc length) 0x%08X 0x00618: TDH (Transmit desc head) 0x%08X 0x00620: TDT (Transmit desc tail) 0x%08X 0x00628: TIDV (Transmit delay timer) 0x%08X 10G1G0x042A4: LINKS (Link Status register) 0x%08X Link Status: %s Link Speed: %s 0x05080: FCTRL (Filter Control register) 0x%08X Broadcast Accept: %s Unicast Promiscuous: %s Multicast Promiscuous: %s Store Bad Packets: %s Receive Flow Control Packets: %s Receive Priority Flow Control Packets: %s Discard Pause Frames: %s Pass MAC Control Frames: %s 0x04294: MFLCN (TabMAC Flow Control register) 0x%08X Receive Flow Control Packets: %s Discard Pause Frames: %s Pass MAC Control Frames: %s Receive Priority Flow Control Packets: %s 0x05088: VLNCTRL (VLAN Control register) 0x%08X VLAN Mode: %s VLAN Filter: %s 0x02100: SRRCTL0 (Split and Replic Rx Control 0) 0x%08X Receive Buffer Size: %uKB 0x03D00: RMCS (Receive Music Control register) 0x%08X Transmit Flow Control: %s Priority Flow Control: %s 0x03D00: FCCFG (Flow Control Configuration) 0x%08X Transmit Flow Control: %s Priority Flow Control: %s 0x04240: HLREG0 (Highlander Control 0 register) 0x%08X Transmit CRC: %s Receive CRC Strip: %s Jumbo Frames: %s Pad Short Frames: %s Loopback: %s 0x00000: CTRL (Device Control) 0x%08X 0x00008: STATUS (Device Status) 0x%08X 0x00018: CTRL_EXT (Extended Device Control) 0x%08X 0x00020: ESDP (Extended SDP Control) 0x%08X 0x00028: EODSDP (Extended OD SDP Control) 0x%08X 0x00200: LEDCTL (LED Control) 0x%08X 0x00048: FRTIMER (Free Running Timer) 0x%08X 0x0004C: TCPTIMER (TCP Timer) 0x%08X 0x%05X: EEC (EEPROM/Flash Control) 0x%08X 0x10014: EERD (EEPROM Read) 0x%08X 0x%05X: FLA (Flash Access) 0x%08X 0x10110: EEMNGCTL (Manageability EEPROM Control) 0x%08X 0x10114: EEMNGDATA (Manageability EEPROM R/W Data) 0x%08X 0x10118: FLMNGCTL (Manageability Flash Control) 0x%08X 0x1011C: FLMNGDATA (Manageability Flash Read Data) 0x%08X 0x10120: FLMNGCNT (Manageability Flash Read Count) 0x%08X 0x1013C: FLOP (Flash Opcode) 0x%08X 0x%05X: GRC (General Receive Control) 0x%08X 0x00800: EICR (Extended Interrupt Cause) 0x%08X 0x00808: EICS (Extended Interrupt Cause Set) 0x%08X 0x00880: EIMS (Extended Interr. Mask Set/Read) 0x%08X 0x00888: EIMC (Extended Interrupt Mask Clear) 0x%08X 0x00810: EIAC (Extended Interrupt Auto Clear) 0x%08X 0x00890: EIAM (Extended Interr. Auto Mask EN) 0x%08X 0x00820: EITR0 (Extended Interrupt Throttle 0) 0x%08X 0x00900: IVAR0 (Interrupt Vector Allocation 0) 0x%08X 0x00000: MSIXT (MSI-X Table) 0x%08X 0x02000: MSIXPBA (MSI-X Pending Bit Array) 0x%08X 0x11068: PBACL (MSI-X PBA Clear) 0x%08X 0x00898: GPIE (General Purpose Interrupt EN) 0x%08X 0x03008: PFCTOP (Priority Flow Ctrl Type Opcode) 0x%08X 0x%05X: FCCTV%d (Flow Ctrl Tx Timer Value %d) 0x%08X 0x%05X: FCRTL%d (Flow Ctrl Rx Threshold low %d) 0x%08X 0x%05X: FCRTH%d (Flow Ctrl Rx Threshold High %d) 0x%08X 0x032A0: FCRTV (Flow Control Refresh Threshold) 0x%08X 0x0CE00: TFCS (Transmit Flow Control Status) 0x%08X 0x%05X: RDBAL%02d (Rx Desc Base Addr Low %02d) 0x%08X 0x%05X: RDBAH%02d (Rx Desc Base Addr High %02d) 0x%08X 0x%05X: RDLEN%02d (Receive Descriptor Length %02d) 0x%08X 0x%05X: RDH%02d (Receive Descriptor Head %02d) 0x%08X 0x%05X: RDT%02d (Receive Descriptor Tail %02d) 0x%08X 0x%05X: RXDCTL%02d (Receive Descriptor Control %02d) 0x%08X 0x%05X: SRRCTL%02d (Split and Replic Rx Control %02d) 0x%08X 0x%05X: DCA_RXCTRL%02d (Rx DCA Control %02d) 0x%08X 0x02F00: RDRXCTL (Receive DMA Control) 0x%08X 0x%05X: RXPBSIZE%d (Receive Packet Buffer Size %d) 0x%08X 0x03000: RXCTRL (Receive Control) 0x%08X 0x03D04: DROPEN (Drop Enable Control) 0x%08X 0x05000: RXCSUM (Receive Checksum Control) 0x%08X 0x05008: RFCTL (Receive Filter Control) 0x%08X 0x%05X: RAL%02d (Receive Address Low%02d) 0x%08X 0x%05X: RAH%02d (Receive Address High %02d) 0x%08X 0x05480: PSRTYPE (Packet Split Receive Type) 0x%08X 0x05090: MCSTCTRL (Multicast Control) 0x%08X 0x05818: MRQC (Multiple Rx Queues Command) 0x%08X 0x0581C: VMD_CTL (VMDq Control) 0x%08X 0x%05X: IMIR%d (Immediate Interrupt Rx %d) 0x%08X 0x%05X: IMIREXT%d (Immed. Interr. Rx Extended %d) 0x%08X 0x05AC0: IMIRVP (Immed. Interr. Rx VLAN Prior.) 0x%08X 0x%05X: TDBAL%02d (Tx Desc Base Addr Low %02d) 0x%08X 0x%05X: TDBAH%02d (Tx Desc Base Addr High %02d) 0x%08X 0x%05X: TDLEN%02d (Tx Descriptor Length %02d) 0x%08X 0x%05X: TDH%02d (Transmit Descriptor Head %02d) 0x%08X 0x%05X: TDT%02d (Transmit Descriptor Tail %02d) 0x%08X 0x%05X: TXDCTL%02d (Tx Descriptor Control %02d) 0x%08X 0x%05X: TDWBAL%02d (Tx Desc Compl. WB Addr low %02d) 0x%08X 0x%05X: TDWBAH%02d (Tx Desc Compl. WB Addr High %02d) 0x%08X 0x07E00: DTXCTL (DMA Tx Control) 0x%08X 0x%05X: DCA_TXCTRL%02d (Tx DCA Control %02d) 0x%08X 0x0CB00: TIPG (Transmit IPG Control) 0x%08X 0x%05X: TXPBSIZE%d (Transmit Packet Buffer Size %d) 0x%08X 0x0CD10: MNGTXMAP (Manageability Tx TC Mapping) 0x%08X 0x05800: WUC (Wake up Control) 0x%08X 0x05808: WUFC (Wake Up Filter Control) 0x%08X 0x05810: WUS (Wake Up Status) 0x%08X 0x05838: IPAV (IP Address Valid) 0x%08X 0x05840: IP4AT (IPv4 Address Table) 0x%08X 0x05880: IP6AT (IPv6 Address Table) 0x%08X 0x05900: WUPL (Wake Up Packet Length) 0x%08X 0x05A00: WUPM (Wake Up Packet Memory) 0x%08X 0x09000: FHFT (Flexible Host Filter Table) 0x%08X 0x07F40: DPMCS (Desc. Plan Music Ctrl Status) 0x%08X 0x0CD00: PDPMCS (Pkt Data Plan Music ctrl Stat) 0x%08X 0x050A0: RUPPBMR (Rx User Prior to Pkt Buff Map) 0x%08X 0x%05X: RT2CR%d (Receive T2 Configure %d) 0x%08X 0x%05X: RT2SR%d (Receive T2 Status %d) 0x%08X 0x%05X: TDTQ2TCCR%d (Tx Desc TQ2 TC Config %d) 0x%08X 0x%05X: TDTQ2TCSR%d (Tx Desc TQ2 TC Status %d) 0x%08X 0x%05X: TDPT2TCCR%d (Tx Data Plane T2 TC Config %d) 0x%08X 0x%05X: TDPT2TCSR%d (Tx Data Plane T2 TC Status %d) 0x%08X 0x04900: RTTDCS (Tx Descr Plane Ctrl&Status) 0x%08X 0x0CD00: RTTPCS (Tx Pkt Plane Ctrl&Status) 0x%08X 0x02430: RTRPCS (Rx Packet Plane Ctrl&Status) 0x%08X 0x%05X: RTRPT4C%d (Rx Packet Plane T4 Config %d) 0x%08X 0x%05X: RTRPT4S%d (Rx Packet Plane T4 Status %d) 0x%08X 0x%05X: RTTDT2C%d (Tx Descr Plane T2 Config %d) 0x%08X 0x%05X: RTTDT2S%d (Tx Descr Plane T2 Status %d) 0x%08X 0x%05X: RTTPT2C%d (Tx Packet Plane T2 Config %d) 0x%08X 0x%05X: RTTPT2S%d (Tx Packet Plane T2 Status %d) 0x%08X 0x03020: RTRUP2TC (Rx User Prio to Traffic Classes)0x%08X 0x0C800: RTTUP2TC (Tx User Prio to Traffic Classes)0x%08X 0x%05X: TXLLQ%d (Strict Low Lat Tx Queues %d) 0x%08X 0x04980: RTTBCNRM (DCB TX Rate Sched MMW) 0x%08X 0x0498C: RTTBCNRD (DCB TX Rate-Scheduler Drift) 0x%08X 0x08B00: RTTQCNCR (DCB TX QCN Control) 0x%08X 0x04A90: RTTQCNTG (DCB TX QCN Tagging) 0x%08X 0x04000: crcerrs (CRC Error Count) 0x%08X 0x04004: illerrc (Illegal Byte Error Count) 0x%08X 0x04008: errbc (Error Byte Count) 0x%08X 0x04010: mspdc (MAC Short Packet Discard Count) 0x%08X 0x%05X: mpc%d (Missed Packets Count %d) 0x%08X 0x04034: mlfc (MAC Local Fault Count) 0x%08X 0x04038: mrfc (MAC Remote Fault Count) 0x%08X 0x04040: rlec (Receive Length Error Count) 0x%08X 0x03F60: lxontxc (Link XON Transmitted Count) 0x%08X 0x0CF60: lxonrxc (Link XON Received Count) 0x%08X 0x03F68: lxofftxc (Link XOFF Transmitted Count) 0x%08X 0x0CF68: lxoffrxc (Link XOFF Received Count) 0x%08X 0x%05X: pxontxc%d (Priority XON Tx Count %d) 0x%08X 0x%05X: pxonrxc%d (Priority XON Received Count %d) 0x%08X 0x%05X: pxofftxc%d (Priority XOFF Tx Count %d) 0x%08X 0x%05X: pxoffrxc%d (Priority XOFF Received Count %d) 0x%08X 0x0405C: prc64 (Packets Received (64B) Count) 0x%08X 0x04060: prc127 (Packets Rx (65-127B) Count) 0x%08X 0x04064: prc255 (Packets Rx (128-255B) Count) 0x%08X 0x04068: prc511 (Packets Rx (256-511B) Count) 0x%08X 0x0406C: prc1023 (Packets Rx (512-1023B) Count) 0x%08X 0x04070: prc1522 (Packets Rx (1024-Max) Count) 0x%08X 0x04074: gprc (Good Packets Received Count) 0x%08X 0x04078: bprc (Broadcast Packets Rx Count) 0x%08X 0x0407C: mprc (Multicast Packets Rx Count) 0x%08X 0x04080: gptc (Good Packets Transmitted Count) 0x%08X 0x04088: gorcl (Good Octets Rx Count Low) 0x%08X 0x0408C: gorch (Good Octets Rx Count High) 0x%08X 0x04090: gotcl (Good Octets Tx Count Low) 0x%08X 0x04094: gotch (Good Octets Tx Count High) 0x%08X 0x%05X: rnbc%d (Receive No Buffers Count %d) 0x%08X 0x040A4: ruc (Receive Undersize count) 0x%08X 0x040A8: rfc (Receive Fragment Count) 0x%08X 0x040AC: roc (Receive Oversize Count) 0x%08X 0x040B0: rjc (Receive Jabber Count) 0x%08X 0x040B4: mngprc (Management Packets Rx Count) 0x%08X 0x040B8: mngpdc (Management Pkts Dropped Count) 0x%08X 0x0CF90: mngptc (Management Packets Tx Count) 0x%08X 0x040C0: torl (Total Octets Rx Count Low) 0x%08X 0x040C4: torh (Total Octets Rx Count High) 0x%08X 0x040D0: tpr (Total Packets Received) 0x%08X 0x040D4: tpt (Total Packets Transmitted) 0x%08X 0x040D8: ptc64 (Packets Tx (64B) Count) 0x%08X 0x040DC: ptc127 (Packets Tx (65-127B) Count) 0x%08X 0x040E0: ptc255 (Packets Tx (128-255B) Count) 0x%08X 0x040E4: ptc511 (Packets Tx (256-511B) Count) 0x%08X 0x040E8: ptc1023 (Packets Tx (512-1023B) Count) 0x%08X 0x040EC: ptc1522 (Packets Tx (1024-Max) Count) 0x%08X 0x040F0: mptc (Multicast Packets Tx Count) 0x%08X 0x040F4: bptc (Broadcast Packets Tx Count) 0x%08X 0x04120: xec (XSUM Error Count) 0x%08X 0x%05X: qprc%02d (Queue Packets Rx Count %02d) 0x%08X 0x%05X: qptc%02d (Queue Packets Tx Count %02d) 0x%08X 0x%05X: qbrc%02d (Queue Bytes Rx Count %02d) 0x%08X 0x%05X: qbtc%02d (Queue Bytes Tx Count %02d) 0x%08X 0x04200: PCS1GCFIG (PCS_1G Gloabal Config 1) 0x%08X 0x04208: PCS1GLCTL (PCS_1G Link Control) 0x%08X 0x0420C: PCS1GLSTA (PCS_1G Link Status) 0x%08X 0x04210: PCS1GDBG0 (PCS_1G Debug 0) 0x%08X 0x04214: PCS1GDBG1 (PCS_1G Debug 1) 0x%08X 0x04218: PCS1GANA (PCS-1G Auto Neg. Adv.) 0x%08X 0x0421C: PCS1GANLP (PCS-1G AN LP Ability) 0x%08X 0x04220: PCS1GANNP (PCS_1G Auto Neg Next Page Tx) 0x%08X 0x04224: PCS1GANLPNP (PCS_1G Auto Neg LPs Next Page) 0x%08X 0x04244: HLREG1 (Highlander Status 1) 0x%08X 0x04248: PAP (Pause and Pace) 0x%08X 0x0424C: MACA (MDI Auto-Scan Command and Addr) 0x%08X 0x04250: APAE (Auto-Scan PHY Address Enable) 0x%08X 0x04254: ARD (Auto-Scan Read Data) 0x%08X 0x04258: AIS (Auto-Scan Interrupt Status) 0x%08X 0x0425C: MSCA (MDI Single Command and Addr) 0x%08X 0x04260: MSRWD (MDI Single Read and Write Data) 0x%08X 0x04264: MLADD (MAC Address Low) 0x%08X 0x04268: MHADD (MAC Addr High/Max Frame size) 0x%08X 0x0426C: TREG (Test Register) 0x%08X 0x04288: PCSS1 (XGXS Status 1) 0x%08X 0x0428C: PCSS2 (XGXS Status 2) 0x%08X 0x04290: XPCSS (10GBASE-X PCS Status) 0x%08X 0x04298: SERDESC (SERDES Interface Control) 0x%08X 0x0429C: MACS (FIFO Status/CNTL Report) 0x%08X 0x042A0: AUTOC (Auto Negotiation Control) 0x%08X 0x042A8: AUTOC2 (Auto Negotiation Control 2) 0x%08X 0x042AC: AUTOC3 (Auto Negotiation Control 3) 0x%08X 0x042B0: ANLP1 (Auto Neg Lnk Part. Ctrl Word 1) 0x%08X 0x042B4: ANLP2 (Auto Neg Lnk Part. Ctrl Word 2) 0x%08X 0x04800: ATLASCTL (Atlas Analog Configuration) 0x%08X 0x02C20: RDSTATCTL (Rx DMA Statistic Control) 0x%08X 0x%05X: RDSTAT%d (Rx DMA Statistics %d) 0x%08X 0x02F08: RDHMPN (Rx Desc Handler Mem Page num) 0x%08X 0x02F10: RIC_DW0 (Rx Desc Hand. Mem Read Data 0) 0x%08X 0x02F14: RIC_DW1 (Rx Desc Hand. Mem Read Data 1) 0x%08X 0x02F18: RIC_DW2 (Rx Desc Hand. Mem Read Data 2) 0x%08X 0x02F1C: RIC_DW3 (Rx Desc Hand. Mem Read Data 3) 0x%08X 0x02F20: RDPROBE (Rx Probe Mode Status) 0x%08X 0x07C20: TDSTATCTL (Tx DMA Statistic Control) 0x%08X 0x%05X: TDSTAT%d (Tx DMA Statistics %d) 0x%08X 0x07F08: TDHMPN (Tx Desc Handler Mem Page Num) 0x%08X 0x%05X: TIC_DW%d (Tx Desc Hand. Mem Read Data %d) 0x%08X 0x07F20: TDPROBE (Tx Probe Mode Status) 0x%08X 0x0C600: TXBUFCTRL (TX Buffer Access Control) 0x%08X 0x%05X: TXBUFDATA%d (TX Buffer DATA %d) 0x%08X 0x03600: RXBUFCTRL (RX Buffer Access Control) 0x%08X 0x%05X: RXBUFDATA%d (RX Buffer DATA %d) 0x%08X 0x%05X: PCIE_DIAG%d (PCIe Diagnostic %d) 0x%08X 0x050A4: RFVAL (Receive Filter Validation) 0x%08X 0x042B8: MDFTC1 (MAC DFT Control 1) 0x%08X 0x042C0: MDFTC2 (MAC DFT Control 2) 0x%08X 0x042C4: MDFTFIFO1 (MAC DFT FIFO 1) 0x%08X 0x042C8: MDFTFIFO2 (MAC DFT FIFO 2) 0x%08X 0x042CC: MDFTS (MAC DFT Status) 0x%08X 0x1106C: PCIEECCCTL (PCIe ECC Control) 0x%08X 0x0C300: PBTXECC (Packet Buffer Tx ECC) 0x%08X 0x03300: PBRXECC (Packet Buffer Rx ECC) 0x%08X 0x04980: RTTQCNRM (DCB TX QCN Rate Sched MMW) 0x%08X 0x0498C: RTTQCNRR (DCB TX QCN Rate Reset) 0x%08X %s Interrupt: %s ActiveReversedNormalNot DoneNot Half/FullAdvertiseForceIn ProgressFailedPassedAcceptedRejectedReverseMaskedBypassedFree-RunningPhase-AdjustedForcedEnhancedReducedFailed or Not RunDetected10/100Mac/BIU Registers Reset In Progress Rx CompleteRx DescriptorRx Packet ErrorRx Early ThresholdRx IdleRx OverrunTx Packet OKTx DescriptorTx Packet ErrorTx IdleTx UnderrunMIB ServiceSoftwarePower Management EventPhyHigh Bits ErrorRx Status FIFO OverrunReceived Target AbortReceived Master AbortSignaled System ErrorDetected Parity ErrorRx Reset CompleteTx Reset Complete No Interrupts Active Interrupts %s Wake on Arp Enabled SecureOn Hack Detected Phy Interrupt Received Arp Received Pattern 0 Received Pattern 1 Received Pattern 2 Received Pattern 3 Received Magic Packet Received Counters Frozen Value = %d Internal Phy Registers ---------------------- Port Isolated Loopback Enabled Remote Fault Detected Advertising 100Base-T4 Advertising Pause Next Page Desired Supports 100Base-T4 Supports Pause Indicates Remote Fault MII Interrupt Detected False Carrier Detected Rx Error Detected MII Interrupts %s MII Interrupt Pending 'Magic' Phy Registers Address Data ------- ------ 0x%02x 0x%04x 0x00: CR (Command): 0x%08x Transmit %s Receive %s 0x04: CFG (Configuration): 0x%08x %s Endian Boot ROM %s Internal Phy %s Phy Reset %s External Phy %s Default Auto-Negotiation %s, %s %s Mb %s Duplex Phy Interrupt %sAuto-Cleared Phy Configuration = 0x%02x Auto-Negotiation %s %s Polarity %s Duplex %d Mb/s Link %s 0x08: MEAR (EEPROM Access): 0x%08x 0x0c: PTSCR (PCI Test Control): 0x%08x EEPROM Self Test %s Rx Filter Self Test %s Tx FIFO Self Test %s Rx FIFO Self Test %s EEPROM Reload In Progress 0x10: ISR (Interrupt Status): 0x%08x 0x14: IMR (Interrupt Mask): 0x%08x 0x18: IER (Interrupt Enable): 0x%08x 0x20: TXDP (Tx Descriptor Pointer): 0x%08x 0x24: TXCFG (Tx Config): 0x%08x Drain Threshold = %d bytes (%d) Fill Threshold = %d bytes (%d) Max DMA Burst per Tx = %d bytes Automatic Tx Padding %s Mac Loopback %s Heartbeat Ignore %s Carrier Sense Ignore %s 0x30: RXDP (Rx Descriptor Pointer): 0x%08x 0x34: RXCFG (Rx Config): 0x%08x Drain Threshold = %d bytes (%d) Max DMA Burst per Rx = %d bytes Long Packets %s Tx Packets %s Runt Packets %s Error Packets %s 0x3c: CCSR (CLKRUN Control/Status): 0x%08x CLKRUNN %s Power Management %s Power Management Event Pending 0x40: WCSR (Wake-on-LAN Control/Status): 0x%08x Wake on Phy Interrupt Enabled Wake on Unicast Packet Enabled Wake on Multicast Packet Enabled Wake on Broadcast Packet Enabled Wake on Pattern 0 Match Enabled Wake on Pattern 1 Match Enabled Wake on Pattern 2 Match Enabled Wake on Pattern 3 Match Enabled Wake on Magic Packet Enabled Magic Packet SecureOn Enabled Unicast Packet Received Multicast Packet Received Broadcast Packet Received 0x44: PCR (Pause Control/Status): 0x%08x Pause Counter = %d Pause %sNegotiated Pause on DA %s Pause on Mulitcast %s Pause %s PS_RCVD: Pause Frame Received 0x48: RFCR (Rx Filter Control): 0x%08x Unicast Hash %s Multicast Hash %s Arp %s Pattern 0 Match %s Pattern 1 Match %s Pattern 2 Match %s Pattern 3 Match %s Perfect Match %s All Unicast %s All Multicast %s All Broadcast %s Rx Filter %s 0x4c: RFDR (Rx Filter Data): 0x%08x PMATCH 1-0 = 0x%08x PMATCH 3-2 = 0x%08x PMATCH 5-4 = 0x%08x PCOUNT 1-0 = 0x%08x PCOUNT 3-2 = 0x%08x SOPASS 1-0 = 0x%08x SOPASS 3-2 = 0x%08x SOPASS 5-4 = 0x%08x 0x50: BRAR (Boot ROM Address): 0x%08x Automatically Increment Address 0x54: BRDR (Boot ROM Data): 0x%08x 0x58: SRR (Silicon Revision): 0x%08x 0x5c: MIBC (Mgmt Info Base Control): 0x%08x Counter Overflow Warning 0x60: MIB[0] (Rx Errored Packets): 0x%04x 0x64: MIB[1] (Rx Frame Sequence Errors): 0x%02x 0x68: MIB[2] (Rx Missed Packets): 0x%02x 0x6c: MIB[3] (Rx Alignment Errors): 0x%02x 0x70: MIB[4] (Rx Symbol Errors): 0x%02x 0x74: MIB[5] (Rx Long Frame Errors): 0x%02x 0x78: MIB[6] (Tx Heartbeat Errors): 0x%02x 0x80: BMCR (Basic Mode Control): 0x%04x %s Duplex Port is Powered %s Auto-Negotiation %s %d Mb/s Auto-Negotiation Restarting 0x84: BMSR (Basic Mode Status): 0x%04x Link %s %sCapable of Auto-Negotiation Auto-Negotiation %sComplete %sCapable of Preamble Suppression %sCapable of 10Base-T Half Duplex %sCapable of 10Base-T Full Duplex %sCapable of 100Base-TX Half Duplex %sCapable of 100Base-TX Full Duplex %sCapable of 100Base-T4 Jabber Condition Detected 0x88: PHYIDR1 (PHY ID #1): 0x%04x 0x8c: PHYIDR2 (PHY ID #2): 0x%04x OUI = 0x%06x Model = 0x%02x (%d) Revision = 0x%01x (%d) 0x90: ANAR (Autoneg Advertising): 0x%04x Protocol Selector = 0x%02x (%d) Advertising 10Base-T Half Duplex Advertising 10Base-T Full Duplex Advertising 100Base-TX Half Duplex Advertising 100Base-TX Full Duplex Indicating Remote Fault 0x94: ANLPAR (Autoneg Partner): 0x%04x Supports 10Base-T Half Duplex Supports 10Base-T Full Duplex Supports 100Base-TX Half Duplex Supports 100Base-TX Full Duplex Indicates Acknowledgement 0x98: ANER (Autoneg Expansion): 0x%04x Link Partner Can %sAuto-Negotiate Link Code Word %sReceived Next Page %sSupported Link Partner Next Page %sSupported Parallel Detection Fault 0x9c: ANNPTR (Autoneg Next Page Tx): 0x%04x 0xc0: PHYSTS (Phy Status): 0x%04x Link %s %d Mb/s %s Duplex Auto-Negotiation %sComplete %s Polarity 0xc4: MICR (MII Interrupt Control): 0x%04x 0xc8: MISR (MII Interrupt Status): 0x%04x Rx Error Counter Half-Full Interrupt %s False Carrier Counter Half-Full Interrupt %s Auto-Negotiation Complete Interrupt %s Remote Fault Interrupt %s Jabber Interrupt %s Link Change Interrupt %s 0xcc: PGSEL (Phy Register Page Select): 0x%04x 0xd0: FCSCR (False Carrier Counter): 0x%04x 0xd4: RECR (Rx Error Counter): 0x%04x 0xd8: PCSR (100Mb/s PCS Config/Status): 0x%04x NRZI Bypass %s %s Signal Detect Algorithm %s Signal Detect Operation True Quiet Mode %s Rx Clock is %s 4B/5B Operation %s Forced 100 Mb/s Good Link 0xe4: PHYCR (Phy Control): 0x%04x Phy Address = 0x%x (%d) %sPause Compatible with Link Partner LED Stretching %s Phy Self Test %s Self Test Sequence = PSR%d 0xe8: TBTSCR (10Base-T Status/Control): 0x%04x Jabber %s Heartbeat %s Polarity Auto-Sense/Correct %s %s Polarity %s Normal Link Pulse %s 10 Mb/s Loopback %s Forced 10 Mb/s Good Link 0xe4: PMDCSR: 0x%04x 0xf4: DSPCFG: 0x%04x 0xf8: SDCFG: 0x%04x 0xfc: TSTDAT: 0x%04x Magic number 0x%08x does not match 0x%08x Driver: %s Version: %s APROM: %04x CSR%02d: BCR%02d: MII%02d: BABL CERR MISS MERR RINT IDON INTR RXON TXON TDMD STOP INIT BABLM MISSM MERRM RINTM TINTM IDONM DXSUFLO LAPPEN DXMT2PD EMBA BSWP EN124 DMAPLUS TXDPOLL APAD_XMT ASTRP_RCV MFCO MFCON UINTCMD UINT RCVCCO RCVCCOM TXSTRT TXSTRTM JAB JABM TOKINTD LTINTEN SINT SINTE SLPINT SLPINTE EXDINT EXDINTE MPPLBA MPINT MPINTE MPEN MPMODE SPND FASTSPNDE RXFRTG RDMD RXDPOLL STINT STINTE MREINT MREINTE MAPINT MAPINTE MCCINT MCCINTE MCCIINT MCCIINTE MIIPDTINT MIIPDTINTE PCnet/PCI 79C970 PCnet/PCI II 79C970A PCnet/FAST 79C971 PCnet/FAST+ 79C972 PCnet/FAST III 79C973 PCnet/Home 79C978 PCnet/FAST III 79C975 PCnet/PRO 79C976VER: %04x PARTIDU: %04x TMAULOOP LEDPE APROMWE INTLEVEL EADISEL AWAKE ASEL XMAUSEL PVALID EEDET CSR0: Status and Control 0x%04x CSR3: Interrupt Mask 0x%04x CSR4: Test and Features 0x%04x CSR5: Ext Control and Int 1 0x%04x CSR7: Ext Control and Int 2 0x%04x CSR15: Mode 0x%04x CSR40: Current RX Byte Count 0x%04x CSR41: Current RX Status 0x%04x CSR42: Current TX Byte Count 0x%04x CSR43: Current TX Status 0x%04x CSR88: Chip ID Lower 0x%04x CSR89: Chip ID Upper 0x%04x CSR112: Missed Frame Count 0x%04x CSR114: RX Collision Count 0x%04x BCR2: Misc. Configuration 0x%04x BCR9: Full-Duplex Control 0x%04x BCR18: Burst and Bus Control 0x%04x BCR19: EEPROM Control and Status 0x%04x BCR23: PCI Subsystem Vendor ID 0x%04x BCR24: PCI Subsystem ID 0x%04x BCR31: Software Timer 0x%04x BCR32: MII Control and Status 0x%04x BCR35: PCI Vendor ID 0x%04x RxErr TxErr RxNoBuf LinkChg RxFIFO TxNoBuf SWInt TimeOut SERR %s%s%s%s%s%s%s%s%s%s%s ERxOK ERxOverWrite ERxBad ERxGood , RESET %s%s%s%s Big-endian mode Home LAN enable VLAN de-tagging RX checksumming PCI 64-bit DAC PCI Multiple RW 81398139-K8139A8139A-G8139B81308139C81008100B/8139D8139C+81018169s8110s8169sb/8110sb8169sc/8110sc8102e8101e8168b/8111b8100e8168cp/8111cp8168c/8111c8168d/8111d8168dp/8111dp8105e8168e/8111e8168evl/8111evl8168f/8111f840284118106e8168g/8111gRealTek RTL%s registers: -------------------------------------------------------- 0x00: MAC Address %02x:%02x:%02x:%02x:%02x:%02x 0x08: Multicast Address Filter 0x%08x 0x%08x Unknown RealTek chip (TxConfig: 0x%08x) 0x10: Dump Tally Counter Command 0x%08x 0x%08x 0x20: Tx Normal Priority Ring Addr 0x%08x 0x%08x 0x28: Tx High Priority Ring Addr 0x%08x 0x%08x 0x10: Transmit Status Desc 0 0x%08x 0x14: Transmit Status Desc 1 0x%08x 0x18: Transmit Status Desc 2 0x%08x 0x1C: Transmit Status Desc 3 0x%08x 0x20: Transmit Start Addr 0 0x%08x 0x24: Transmit Start Addr 1 0x%08x 0x28: Transmit Start Addr 2 0x%08x 0x2C: Transmit Start Addr 3 0x%08x 0x30: Flash memory read/write 0x%08x 0x30: Rx buffer addr (C mode) 0x%08x 0x34: Early Rx Byte Count %8u 0x36: Early Rx Status 0x%02x 0x37: Command 0x%02x Rx %s, Tx %s%s 0x38: Current Address of Packet Read (C mode) 0x%04x 0x3A: Current Rx buffer address (C mode) 0x%04x 0x3C: Interrupt Mask 0x%04x 0x3E: Interrupt Status 0x%04x 0x40: Tx Configuration 0x%08x 0x44: Rx Configuration 0x%08x 0x48: Timer count 0x%08x 0x4C: Missed packet counter 0x%06x 0x50: EEPROM Command 0x%02x 0x51: Config 0 0x%02x 0x52: Config 1 0x%02x 0x53: Config 2 0x%02x 0x54: Config 3 0x%02x 0x55: Config 4 0x%02x 0x56: Config 5 0x%02x 0x58: Timer interrupt 0x%08x 0x5C: Multiple Interrupt Select 0x%04x 0x60: PHY access 0x%08x 0x54: Timer interrupt 0x%08x 0x58: Media status 0x%02x 0x59: Config 3 0x%02x 0x5A: Config 4 0x%02x 0x64: TBI control and status 0x%08x 0x68: TBI Autonegotiation advertisement (ANAR) 0x%04x 0x6A: TBI Link partner ability (LPAR) 0x%04x 0x6C: PHY status 0x%02x 0x84: PM wakeup frame 0 0x%08x 0x%08x 0x8C: PM wakeup frame 1 0x%08x 0x%08x 0x94: PM wakeup frame 2 (low) 0x%08x 0x%08x 0x9C: PM wakeup frame 2 (high) 0x%08x 0x%08x 0xA4: PM wakeup frame 3 (low) 0x%08x 0x%08x 0xAC: PM wakeup frame 3 (high) 0x%08x 0x%08x 0xB4: PM wakeup frame 4 (low) 0x%08x 0x%08x 0xBC: PM wakeup frame 4 (high) 0x%08x 0x%08x 0xC4: Wakeup frame 0 CRC 0x%04x 0xC6: Wakeup frame 1 CRC 0x%04x 0xC8: Wakeup frame 2 CRC 0x%04x 0xCA: Wakeup frame 3 CRC 0x%04x 0xCC: Wakeup frame 4 CRC 0x%04x 0xDA: RX packet maximum size 0x%04x 0x78: PHY parameter 1 0x%08x 0x7C: Twister parameter 0x%08x 0x80: PHY parameter 2 0x%02x 0x82: Low addr of a Tx Desc w/ Tx DMA OK 0x%04x 0x82: MII register 0x%02x 0x84: PM CRC for wakeup frame 0 0x%02x 0x85: PM CRC for wakeup frame 1 0x%02x 0x86: PM CRC for wakeup frame 2 0x%02x 0x87: PM CRC for wakeup frame 3 0x%02x 0x88: PM CRC for wakeup frame 4 0x%02x 0x89: PM CRC for wakeup frame 5 0x%02x 0x8A: PM CRC for wakeup frame 6 0x%02x 0x8B: PM CRC for wakeup frame 7 0x%02x 0x8C: PM wakeup frame 0 0x%08x 0x%08x 0x94: PM wakeup frame 1 0x%08x 0x%08x 0x9C: PM wakeup frame 2 0x%08x 0x%08x 0xA4: PM wakeup frame 3 0x%08x 0x%08x 0xAC: PM wakeup frame 4 0x%08x 0x%08x 0xB4: PM wakeup frame 5 0x%08x 0x%08x 0xBC: PM wakeup frame 6 0x%08x 0x%08x 0xC4: PM wakeup frame 7 0x%08x 0x%08x 0xCC: PM LSB CRC for wakeup frame 0 0x%02x 0xCD: PM LSB CRC for wakeup frame 1 0x%02x 0xCE: PM LSB CRC for wakeup frame 2 0x%02x 0xCF: PM LSB CRC for wakeup frame 3 0x%02x 0xD0: PM LSB CRC for wakeup frame 4 0x%02x 0xD1: PM LSB CRC for wakeup frame 5 0x%02x 0xD2: PM LSB CRC for wakeup frame 6 0x%02x 0xD3: PM LSB CRC for wakeup frame 7 0x%02x 0xD4: Flash memory read/write 0x%08x 0xD8: Config 5 0x%02x 0xE0: C+ Command 0x%04x 0xE2: Interrupt Mitigation 0x%04x TxTimer: %u TxPackets: %u RxTimer: %u RxPackets: %u 0xE4: Rx Ring Addr 0x%08x 0x%08x 0xEC: Early Tx threshold 0x%02x 0xFC: External MII register 0x%08x 0xF0: Func Event 0x%08x 0xF4: Func Event Mask 0x%08x 0xF8: Func Preset State 0x%08x 0xFC: Func Force Event 0x%08x 0x5E: PCI revision id 0x%02x 0x60: Transmit Status of All Desc (C mode) 0x%04x 0x62: MII Basic Mode Control Register 0x%04x 0x64: MII Basic Mode Status Register 0x%04x 0x66: MII Autonegotiation Advertising 0x%04x 0x68: MII Link Partner Ability 0x%04x 0x6A: MII Expansion 0x%04x 0x6C: MII Disconnect counter 0x%04x 0x6E: MII False carrier sense counter 0x%04x 0x70: MII Nway test 0x%04x 0x72: MII RX_ER counter 0x%04x 0x74: MII CS configuration 0x%04x `C`C`C`C`C`C`C`C`C`C`CA'B`C`CaCaCaCaCaCaC%aC+aC+aC%aC7aC7aC%aC+aC=aCKaCKaCKaCKaC=aC=aCWaCWaCcaCcaCqaCqaCcaCwaCwaCaCaCaCaCaCaCaCaCaCaCaCAddress Data ---------- ---- 0x%08x 0x%02x Offset Value ------ ---------- 0x%04x 0x%08x Addr %d %02X%c Init 0x%08X Value 0x%08X %s %-32s 0x%08X MAC AddressesGenesisYukonYukon-LiteYukon-LPYukon-2 XLYukon ExtremeYukon-2 EC UltraYukon-2 ECYukon-2 FEYukon-2 FE PlusYukon SupremeYukon Ultra 2Yukon Optima(Unknown) (rev %d) %12s address: %02X %02XPhysical PCI config ---------- %02xControl RegistersModeration Timer %s (disabled) %s Prefetch Control 0x%08X Last Index %u TX1 report %u TX2 report %u TX threshold %u Put Index %u Get Index %u Bus Management Unit-------------------Blink SourceReceive Queue 1Sync Transmit Queue 1Async Transmit Queue 1Receive RAMbuffer 1Sync Transmit RAMbuffer 1Async Transmit RAMbuffer 1Receive MAC FIFO 1Transmit MAC FIFO 1Receive Queue 2Async Transmit Queue 2Sync Transmit Queue 2Receive RAMbuffer 2Sync Transmit RAMbuffer 2Async Transmit RAMbuffer 21Receive MAC FIFO 2Transmit MAC FIFO 2Descriptor PollStatusReceive 1Transmit 1Receive 2Transmit 2 Status FIFOStatus levelTX statusISRRx GMAC 1Tx GMAC 1Rx GMAC 2Tx GMAC 2End AddressAlmost Full ThreshControl/TestFIFO Flush MaskFIFO Flush ThresholdTruncation ThresholdUpper Pause ThresholdLower Pause ThresholdVLAN TagFIFO Write PointerFIFO Write LevelFIFO Read PointerFIFO Read Level Test 0x%02X Control 0x%02X End Address 0x%08X Write Pointer 0x%08X Read Pointer 0x%08X Packet Counter 0x%08X Level 0x%08X Control 0x%08X Control/Test 0x%08X Connector type 0x%02X (%c) PMD type 0x%02X (%c) PHY type 0x%02X Chip Id 0x%02X Ram Buffer 0x%02X Status 0x%04X Control 0x%04X Transmit 0x%04X Receive 0x%04X Transmit flow control 0x%04X Transmit parameter 0x%04X Serial mode 0x%04X Register Access Port 0x%02X LED Control/Status 0x%08X Interrupt Source 0x%08X Interrupt Mask 0x%08X Interrupt Hardware Error Source 0x%08X Interrupt Hardware Error Mask 0x%08X Interrupt Control 0x%08X Interrupt Moderation Mask 0x%08X Hardware Moderation Mask 0x%08X General Purpose I/O 0x%08X Buffer control 0x%04X Byte Counter %d Descriptor Address 0x%08X%08X Status 0x%08X Timestamp 0x%08X BMU Control/Status 0x%08X Done 0x%04X Request 0x%08X%08X Csum1 Offset %4d Position %d Csum2 Offset %4d Position %d Csum Start 0x%04X Pos %4d Write %d Descriptor Address 0x%08X%08X Address Counter 0x%08X%08X Current Byte Counter %d Flag & FIFO Address 0x%08X Next 0x%08X Data 0x%08X%08X Start Address 0x%08X Upper Threshold/Pause Packets 0x%08X Lower Threshold/Pause Packets 0x%08X Upper Threshold/High Priority 0x%08X Lower Threshold/High Priority 0x%08X Start Address 0x%08x%08x CSR Receive Queue 1 0x%08X CSR Sync Queue 1 0x%08X CSR Async Queue 1 0x%08X CSR Receive Queue 2 0x%08X CSR Async Queue 2 0x%08X CSR Sync Queue 2 0x%08X Write Pointer 0x%02X Read Pointer 0x%02X Level 0x%02X Watermark 0x%02X ISR Watermark 0x%02X GMAC control 0x%04X GPHY control 0x%04X LINK control 0x%02hX &C2CECRCbCwCCCCCԂCCCcmd%08x = %08x ethtool_regs %-20s = %04x %-20s = %04x LAN911x Registers index 1, MAC_CR = 0x%08X index 2, ADDRH = 0x%08X index 3, ADDRL = 0x%08X index 4, HASHH = 0x%08X index 5, HASHL = 0x%08X index 6, MII_ACC = 0x%08X index 7, MII_DATA = 0x%08X index 8, FLOW = 0x%08X index 9, VLAN1 = 0x%08X index A, VLAN2 = 0x%08X index B, WUFF = 0x%08X index C, WUCSR = 0x%08X index 7, Reserved = 0x%04X index 8, Reserved = 0x%04X index 9, Reserved = 0x%04X index 10, Reserved = 0x%04X index 11, Reserved = 0x%04X index 12, Reserved = 0x%04X index 13, Reserved = 0x%04X index 14, Reserved = 0x%04X index 15, Reserved = 0x%04X index 19, Reserved = 0x%04X index 20, TSTCNTL = 0x%04X index 21, TSTREAD1 = 0x%04X index 22, TSTREAD2 = 0x%04X index 23, TSTWRITE = 0x%04X index 24, Reserved = 0x%04X index 25, Reserved = 0x%04X index 26, Reserved = 0x%04X offset 0x50, ID_REV = 0x%08X offset 0x54, INT_CFG = 0x%08X offset 0x58, INT_STS = 0x%08X offset 0x5C, INT_EN = 0x%08X offset 0x60, RESERVED = 0x%08X offset 0x64, BYTE_TEST = 0x%08X offset 0x68, FIFO_INT = 0x%08X offset 0x6C, RX_CFG = 0x%08X offset 0x70, TX_CFG = 0x%08X offset 0x74, HW_CFG = 0x%08X offset 0x78, RX_DP_CTRL = 0x%08X offset 0x7C, RX_FIFO_INF = 0x%08X offset 0x80, TX_FIFO_INF = 0x%08X offset 0x84, PMT_CTRL = 0x%08X offset 0x88, GPIO_CFG = 0x%08X offset 0x8C, GPT_CFG = 0x%08X offset 0x90, GPT_CNT = 0x%08X offset 0x94, FPGA_REV = 0x%08X offset 0x98, ENDIAN = 0x%08X offset 0x9C, FREE_RUN = 0x%08X offset 0xA0, RX_DROP = 0x%08X offset 0xA4, MAC_CSR_CMD = 0x%08X offset 0xA8, MAC_CSR_DATA = 0x%08X offset 0xAC, AFC_CFG = 0x%08X offset 0xB0, E2P_CMD = 0x%08X offset 0xB4, E2P_DATA = 0x%08X index 0, Basic Control Reg = 0x%04X index 1, Basic Status Reg = 0x%04X index 2, PHY identifier 1 = 0x%04X index 3, PHY identifier 2 = 0x%04X index 4, Auto Negotiation Advertisement Reg = 0x%04X index 5, Auto Negotiation Link Partner Ability Reg = 0x%04X index 6, Auto Negotiation Expansion Register = 0x%04X index 16, Silicon Revision Reg = 0x%04X index 17, Mode Control/Status Reg = 0x%04X index 18, Special Modes = 0x%04X index 27, Control/Status Indication = 0x%04X index 28, Special internal testability = 0x%04X index 29, Interrupt Source Register = 0x%04X index 30, Interrupt Mask Register = 0x%04X index 31, PHY Special Control/Status Register = 0x%04X Hardware Version %s 503_ISL3861503_ISL3863 503 503_ACC 505 505_2958 505A 505AMXșCԙCCCCCCC%x%s: %s = %s: %4zu Row %-*s %*s%4zuTX_IPFIL_TBLTX_SRC_MAC_TBLRX_DESC_PTR_TBL_KERRX_DESC_PTR_TBLTX_DESC_PTR_TBL_KERTX_DESC_PTR_TBLEVQ_PTR_TBL_KEREVQ_PTR_TBLBUF_FULL_TBL_KERBUF_FULL_TBLRX_MAC_FILTER_TBL0TIMER_TBLTX_PACE_TBLRX_INDIRECTION_TBLTX_MAC_FILTER_TBL0MC_TREG_SMEMRX_FILTER_TBL0BIU_MC_SFT_STATUSINT_ADR_KERINT_ADR_CHARHW_INITUSR_EV_CFGEE_SPI_HCMDEE_SPI_HADREE_SPI_HDATAEE_BASE_PAGEEE_VPD_CFG0NIC_STATGPIO_CTLGLB_CTLDP_CTRLMEM_STATCS_DEBUGALTERA_BUILDCSR_SPAREPCIE_SD_CTL0123PCIE_SD_CTL45PCIE_PCS_CTL_STATEVQ_CTLEVQ_CNT1EVQ_CNT2BUF_TBL_CFGSRM_RX_DC_CFGSRM_TX_DC_CFGSRM_CFGSRM_UPD_EVQSRAM_PARITYRX_FILTER_CTLRX_DC_PF_WMRX_RSS_TKEYRX_SELF_RSTRX_RSS_IPV6_REG1RX_RSS_IPV6_REG2RX_RSS_IPV6_REG3TX_CHKSM_CFGTX_RESERVEDTX_PACETX_VLANTX_IPFIL_PORTENMD_TXDMD_RXDMD_CSMD_PHY_ADRMD_IDMAC_STAT_DMAMAC_CTRLGEN_MODEMAC_MC_HASH_REG0MAC_MC_HASH_REG1GM_CFG1GM_CFG2GM_MAX_FLENGM_ADR1GM_ADR2GMF_CFG0GMF_CFG1GMF_CFG2GMF_CFG3GMF_CFG4GMF_CFG5TX_SRC_MAC_CTLXM_ADR_LOXM_ADR_HIXM_GLB_CFGXM_TX_CFGXM_RX_CFGXM_MGT_INT_MASKXM_FCXM_PAUSE_TIMEXM_TX_PARAMXM_RX_PARAMXX_PWR_RSTXX_SD_CTLXX_TXDRV_CTLBIU_HW_REV_IDMC_DB_LWRDMC_DB_HWRDMC_TREG_SMEM_ROWTMFT_VLAN_IDTMFT_SRC_MACTMFT_WILDCARD_MATCHTMFT_TXQ_IDIT_QUEUETIMER_MODERELOAD_TIMER_VALHOST_NOTIFY_MODEINT_PENDINT_ARMDTIMER_Q_ENRMFT_VLAN_IDRMFT_DEST_MACRMFT_WILDCARD_MATCHRMFT_RXQ_IDRMFT_IP_OVERRIDERMFT_SCATTER_ENRMFT_RSS_ENSRC_PORTSRC_IPDEST_PORTDEST_IPTCP_UDPBUF_OWNER_ID_FBUFBUF_ADR_FBUFBUF_ADR_REGIONIP_DAT_BUF_SIZEBUF_FULL_UNUSEDEVQ_BUF_BASE_IDEVQ_SIZEEVQ_ENEVQ_NXT_WPTREVQ_DOS_PROTECT_ENEVQ_WKUP_OR_INT_ENEVQ_RPTR_IGNFLUSHLABELOWNERBUF_BASESW_WPTRDC_HW_RPTRHDIGDDIG!TCP_CHKSM!IP_CHKSM!NON_IP_DROPIP_FILTETH_FILTQ_MASK_WIDTHJUMBOPREF_ACTRX_RESETHDR_SPLITMC_DOORBELL_HMC_DOORBELL_LXX_DTXAXX_DTXBXX_DTXCXX_DTXDXX_DEQAXX_DEQBXX_DEQCXX_DEQDXX_LPBKAXX_LPBKBXX_LPBKCXX_LPBKDXX_LODRVAXX_HIDRVAXX_LODRVBXX_HIDRVBXX_LODRVCXX_HIDRVCXX_LODRVDXX_HIDRVDXX_TERMADJ0XX_TERMADJ1XX_RST_XX_ENXX_RSTXGXSTX_ENXX_RSTXGXSRX_ENXX_RESETA_ENXX_RESETB_ENXX_RESETC_ENXX_RESETD_ENXX_RSTPLLAB_ENXX_RSTPLLCD_ENXX_PWRDNA_ENXX_PWRDNB_ENXX_PWRDNC_ENXX_PWRDND_ENXX_SD_RST_ACTXX_RSTXGXSTX_SIGXX_RSTXGXSRX_SIGXX_RESETA_SIGXX_RESETB_SIGXX_RESETC_SIGXX_RESETD_SIGXX_RSTPLLAB_SIGXX_RSTPLLCD_SIGXX_SIM_MODEXX_PWRDNA_SIGXX_PWRDNB_SIGXX_PWRDNC_SIGXX_PWRDND_SIGXM_MAX_RX_FRM_SIZE_LOXM_MAX_RX_FRM_SIZE_HIXM_PAD_CHARXM_MAX_TX_FRM_SIZE_LOXM_MAX_TX_FRM_SIZE_HIXM_TX_JUMBO_MODEXM_RX_PAUSE_CNTXM_TX_PAUSE_CNTXM_DIS_FCNTLXM_XMIT_PAUSEXM_ZPAUSEXM_REJ_CNTL_MCASTXM_REJ_CNTL_UCASTXM_MCNTL_PASSXM_TX_MAC_STATXM_RX_MAC_STATXM_MSK_LCLFLTXM_MSK_RMTFLTXM_MSK_PRMBLE_ERRXM_MSK_STAT_CNTR_OFXM_MSK_STAT_CNTR_HFXM_MSK_STA_INTRXM_RX_RSTXM_RXENXM_RX_PRMBLXM_RXCRCXM_AUTO_DEPADXM_ACPT_ALL_UCASTXM_ACPT_ALL_MCASTXM_REJ_BCASTXM_PASS_PRMBLE_ERRXM_PASS_CRC_ERRXM_PASS_LENERRXM_TX_RSTXM_TXENXM_TX_PRMBLXM_AUTO_PADXM_EDRCXM_TXCRCXM_FCNTLXM_IPGXM_TX_PROGXM_CORE_RSTXM_INTCLR_MODEXM_WAN_MODEXM_RX_JUMBO_MODEXM_TX_STAT_ENXM_RX_STAT_ENXM_DEBUG_MODEXM_RMTFLT_GENTX_MAC_QID_SELTX_DROP_CTR_CLRTX_SRC_FLTR_ENTX_SRC_DROP_CTRTX_SRC_MAC_ADR_0TX_SRC_MAC_ADR_1GMF_HSTFLTRFRMDCGMF_HSTDRPLT64GMF_CFGBYTMODEGMF_HSTSRFULLCLRGMF_SRFULLGMF_CFGHDPLXGMF_HSTFLTRFRMGMF_CFGFTTHGMF_CFGHWMFTGMF_CFGLWMGMF_CFGHWMGMF_CFGXOFFRTXGMF_CFGFRTHGMF_HSTRSTWTGMF_HSTRSTSRGMF_HSTRSTFRGMF_HSTRSTSTGMF_HSTRSTFTGMF_WTMENREQGMF_SRFENREQGMF_FRFENREQGMF_STFENREQGMF_FTFENREQGMF_WTMENRPLYGMF_SRFENRPLYGMF_FRFENRPLYGMF_STFENRPLYGMF_FTFENRPLYGM_ADR_B5GM_ADR_B4GM_ADR_B3GM_ADR_B2GM_ADR_B1GM_ADR_B0GM_FDGM_CRC_ENGM_PAD_CRC_ENGM_LEN_CHKGM_HUGE_FRM_ENGM_IF_MODEGM_PAMBL_LENGM_TX_ENGM_SYNC_TXENGM_RX_ENGM_SYNC_RXENGM_TX_FC_ENGM_RX_FC_ENGM_LOOPGM_RST_TX_FUNCGM_RST_RX_FUNCGM_RST_TX_MAC_CTLGM_RST_RX_MAC_CTLGM_SIM_RSTGM_SW_RSTMAC_MCAST_HASH1MAC_MCAST_HASH0XG_PHY_INT_MASKXFP_PHY_INT_MASKXG_PHY_INT_POL_SELXFP_PHY_INT_POL_SELMAC_SPEEDMAC_LINK_STATUSMAC_UC_PROMMAC_BCAD_ACPTMAC_XG_DISTXCRCTXFIFO_DRAIN_ENMAC_XOFF_VALMAC_STAT_DMA_ADRMAC_STAT_DMA_CMDMD_DEV_ADRMD_PRT_ADRMD_WRCMD_RDCMD_RICMD_PRSPMD_GCMD_INT_CLRMD_PLMD_PTMD_ADDR_CMDMD_WR_EN_CMDMD_RD_EN_CMDTX_IP_SRC_ADR_0TX_IPFIL_MASK_0TX_IP_SRC_ADR_1TX_IPFIL_MASK_1TX_IPFIL0_PORT_ENTX_IPFIL1_PORT_ENTX_IPFIL2_PORT_ENTX_IPFIL3_PORT_ENTX_IPFIL4_PORT_ENTX_IPFIL5_PORT_ENTX_IPFIL6_PORT_ENTX_IPFIL7_PORT_ENTX_IPFIL8_PORT_ENTX_IPFIL9_PORT_ENTX_IPFIL10_PORT_ENTX_IPFIL11_PORT_ENTX_IPFIL12_PORT_ENTX_IPFIL13_PORT_ENTX_IPFIL14_PORT_ENTX_IPFIL15_PORT_ENTX_IPFIL16_PORT_ENTX_IPFIL17_PORT_ENTX_IPFIL18_PORT_ENTX_IPFIL19_PORT_ENTX_IPFIL20_PORT_ENTX_IPFIL21_PORT_ENTX_IPFIL22_PORT_ENTX_IPFIL23_PORT_ENTX_IPFIL24_PORT_ENTX_IPFIL25_PORT_ENTX_IPFIL26_PORT_ENTX_IPFIL27_PORT_ENTX_IPFIL28_PORT_ENTX_IPFIL29_PORT_ENTX_IPFIL30_PORT_ENTX_IPFIL31_PORT_ENTX_MADR0_FIL_ENTX_VLAN0TX_VLAN0_PORT0_ENTX_VLAN0_PORT1_ENTX_VLAN1TX_VLAN1_PORT0_ENTX_VLAN1_PORT1_ENTX_VLAN2TX_VLAN2_PORT0_ENTX_VLAN2_PORT1_ENTX_VLAN3TX_VLAN3_PORT0_ENTX_VLAN3_PORT1_ENTX_VLAN4TX_VLAN4_PORT0_ENTX_VLAN4_PORT1_ENTX_VLAN5TX_VLAN5_PORT0_ENTX_VLAN5_PORT1_ENTX_VLAN6TX_VLAN6_PORT0_ENTX_VLAN6_PORT1_ENTX_VLAN7TX_VLAN7_PORT0_ENTX_VLAN7_PORT1_ENTX_VLAN_ENTX_PACE_BIN_THTX_PACE_FB_BASETX_PACE_SB_AFTX_PACE_SB_NOT_AFTX_MAX_PREFTX_MAX_CPLTX_IP_DISTX_FLUSH_MIN_LEN_ENTX_TCP_DISTX_DMA_SPACERTX_DMA_FF_THRTX_DIS_NON_IP_EVTX_ONE_PKT_PER_QTX_PREF_THRESHOLDTX_ONLY1TAGTX_PREF_WD_TMRTX_PREF_SPACERTX_XP_TIMERTX_RX_SPACER_ENTX_PS_EVT_DISTX_SOFT_EVT_ENTX_DROP_ABORT_ENTX_RX_SPACERTX_DMAQ_STTX_DMAR_ST_P0TX_D_FF_FULL_P0TX_PUSH_CHK_DISTX_PUSH_ENTX_RD_COMP_TMRTX_PREF_AGE_CNTTX_EVT_CNTTX_IP_ID_REP_ENTX_NON_IP_DROP_DISTX_OWNERR_CTLTX_P1_PRI_ENTX_NO_EOP_DISC_ENTX_IP_ID_P0_OFSTX_FILTER_EN_BITTX_VLAN_MATCH_ETHERTYPE_RANGETX_FILTER_TEST_MODE_BITTX_CONT_LOOKUP_THRESH_RANGETX_Q_CHKSM_DIS_0_31TX_Q_CHKSM_DIS_32_63TX_Q_CHKSM_DIS_64_95TX_Q_CHKSM_DIS_96_127TX_DC_SIZERX_RSS_IPV6_TKEY_HIRX_RSS_IPV6_TCP_SUPPRESSRX_RSS_IPV6_IP_THASH_ENABLERX_RSS_IPV6_THASH_ENABLERX_RSS_IPV6_TKEY_MIDRX_RSS_IPV6_TKEY_LORX_MAX_LU_LATRX_MAX_PF_LATRX_SELF_RST_ENRX_NODESC_WAIT_DISRX_SW_RST_REGRX_ISCSI_DISRX_RSS_TKEY_LORX_RSS_TKEY_HIRX_DC_PF_LWMRX_DC_PF_HWMRX_DC_SIZERX_MAX_PFTCP_FULL_SRCH_LIMITTCP_WILD_SRCH_LIMITUDP_WILD_SRCH_LIMITNUM_KERUDP_FULL_SRCH_LIMITSCATTER_ENBL_NO_MATCH_QUNICAST_NOMATCH_IP_OVERRIDEUNICAST_NOMATCH_RSS_ENABLEDUNICAST_NOMATCH_Q_IDMULTICAST_NOMATCH_IP_OVERRIDEMULTICAST_NOMATCH_RSS_ENABLEDMULTICAST_NOMATCH_Q_IDRX_VLAN_MATCH_ETHERTYPERX_FILTER_ALL_VLAN_ETHERTYPESETHERNET_FULL_SEARCH_LIMITRX_XOFF_MAC_ENRX_XOFF_MAC_THRX_XON_MAC_THRX_USR_BUF_SIZERX_XOFF_TX_THRX_XON_TX_THRX_OWNERR_CTLRX_PCI_BURST_SIZERX_RDW_PATCH_ENRX_DESC_PUSH_ENRX_HASH_INSRT_HDRRX_HASH_ALGRX_IP_HASHRX_INGR_ENRX_TCP_SUPRX_PRE_RFF_IPGRX_HDR_SPLIT_HDR_BUF_SIZERX_HDR_SPLIT_PLD_BUF_SIZERX_HDR_SPLIT_ENRX_MIN_KBUF_SIZEFORCE_SRAM_SINGLE_ERRFORCE_SRAM_PERRFORCE_SRAM_DOUBLE_ERRSEC_INTBYPASS_ECCSRM_UPD_EVQ_IDSRM_BANK_SIZESRM_NUM_BANKSRM_INIT_ENSRM_OOB_BUF_INTENSRM_OOB_ADR_INTENSRM_TX_DC_BASE_ADRSRM_RX_DC_BASE_ADRSRM_CLK_TMP_ENBUF_TBL_MODEEVQ_TM_REQ_CNTEVQ_INIT_REQ_CNTEVQ_WET_REQ_CNTEVQ_WU_REQ_CNTEVQ_RDY_CNTEVQ_CLR_REQ_CNTEVQ_UPD_REQ_CNTEVQ_ERR_REQ_CNTEVQ_CSR_REQ_CNTEVQ_EM_REQ_CNTEVQ_RX_REQ_CNTEVQ_TX_REQ_CNTEVQ_CNT_TOBIUEVQ_CNT_PRE_FIFOEVQ_FIFO_NOTAF_THEVQ_FIFO_AF_THEVQ_OWNERR_CTLRX_EVQ_WAKEUP_MASKPCIE_PRBSSELPCIE_PRBSERRACK_LPCIE_PRBSERRACK_HPCIE_PRBSSYNC_LPCIE_PRBSSYNC_HPCIE_CTCDISABLE_LPCIE_CTCDISABLE_HPCIE_FASTINIT_LPCIE_FASTINIT_HPCIE_PRBSERRH0PCIE_PRBSERRPCIE_PRBSERRCOUNT0_LPCIE_PRBSERRCOUNT0_HPCIE_DEQ0PCIE_DEQ1PCIE_DEQ2PCIE_DEQ3PCIE_DEQ4PCIE_DEQ5PCIE_DEQ6PCIE_DEQ7PCIE_DTX0PCIE_DTX1PCIE_DTX2PCIE_DTX3PCIE_DTX4PCIE_DTX5PCIE_DTX6PCIE_DTX7PCIE_LODRVPCIE_HIDRVPCIE_RXEQCTL_LPCIE_RXEQCTL_HPCIE_TXTERMADJ_LPCIE_TXTERMADJ_HPCIE_RXTERMADJ_LPCIE_RXTERMADJ_HPCIE_PARLPBKPCIE_LPBKPCIE_LPBKWDRV_LPCIE_LPBKWDRV_HPCIE_PARRESET_LPCIE_PARRESET_HPCIE_HIVMODE_LPCIE_HIVMODE_HPCIE_OFFSETEN_LPCIE_OFFSETEN_HPCIE_OFFSETPCIE_TESTSIG_LPCIE_TESTSIG_HCSR_SPARE_BITSMEM_PERR_EN_TX_DATAMEM_PERR_ENALTERA_BUILD_VERCS_DEBUG_ENCS_PORT_NUMMEM_PERR_VECMBIST_ERRMBIST_CORRFLS_EVQ_IDSWRSTEXT_PHY_RST_DURINT_RST_DURRST_CSRST_SFRST_TXRST_RXRST_SRRST_EVRST_EMRST_XGTXRST_XGRXRST_PCIE_CORERST_PCIE_NSTKYRST_PCIE_STKYRST_BIURST_PCIXRST_PCIE_SDRST_XAUI_SDRST_EXT_PHYHOT_RST_CTLCS_RST_CTLEE_RST_CTLSR_RST_CTLEV_RST_CTLEM_RST_CTLXGTX_RST_CTLXGRX_RST_CTLPCIE_CORE_RST_CTLPCIE_NSTKY_RST_CTLPCIE_STKY_RST_CTLBIU_RST_CTLPCIX_RST_CTLPCIE_SD_RST_CTLXAUI_SD_RST_CTLEXT_PHY_RST_CTLGPIO0_PWRUP_VALUEGPIO1_PWRUP_VALUEGPIO2_PWRUP_VALUEGPIO3_PWRUP_VALUEGPIO4_PWRUP_VALUEGPIO5_PWRUP_VALUEGPIO6_PWRUP_VALUEGPIO7_PWRUP_VALUEGPIO0_INGPIO1_INGPIO2_INGPIO3_INGPIO4_INGPIO5_INGPIO6_INGPIO7_INGPIO0_OUTGPIO1_OUTGPIO2_OUTGPIO3_OUTGPIO4_OUTGPIO5_OUTGPIO6_OUTGPIO7_OUTGPIO0_OENGPIO1_OENGPIO2_OENGPIO3_OENGPIO4_OENGPIO5_OENUSE_NIC_CLKCLK156_OUT_ENGPIO8_PWRUP_VALUEGPIO9_PWRUP_VALUEGPIO10_PWRUP_VALUEGPIO11_PWRUP_VALUEGPIO12_PWRUP_VALUEGPIO13_PWRUP_VALUEGPIO14_PWRUP_VALUEGPIO15_PWRUP_VALUEGPIO8_INGPIO9_INGPIO10_INGPIO11_INGPIO12_INGPIO13_INGPIO14_INGPIO15_INGPIO8_OUTGPIO9_OUTGPIO10_OUTGPIO11_OUTGPIO12_OUTGPIO13_OUTGPIO14_OUTGPIO15_OUTGPIO8_OENGPIO9_OENGPIO10_OENGPIO11_OENGPIO12_OENGPIO13_OENGPIO14_OENGPIO15_OENGPIO_PWRUP_VALUE2GPIO_IN2GPIO_OUT2GPIO_PWRUP_VALUE3GPIO_IN3GPIO_OUT3STRAP_PINSATE_MODEEE_PRSTSF_PRSTONCHIP_SRAMREVISION_IDEE_STRAPEE_STRAP_ENAER_DISEE_VPD_ENEE_VPD_EN_AD9_MODEEE_VPD_DEV_SF_SELEE_VPD_ACCESS_BLOCKEE_VPD_ACCESS_ONEE_VPD_AD_SIZEEE_VPD_LENGTHEE_VPD_BASEEE_VPD_WR_CMD_ENEE_VPDW_BASEEE_VPDW_LENGTHEE_EE_WR_TMR_VALUEEE_EE_CLOCK_DIVEE_VPD_WIP_POLLEE_SF_CLOCK_DIVEE_SF_FASTRD_ENEE_EXP_ROM_WINDOW_BASEEE_EXPROM_MASKEE_SPI_HDATA0EE_SPI_HDATA1EE_SPI_HDATA2EE_SPI_HDATA3EE_SPI_HADR_ADREE_SPI_HADR_DUBYTEEE_SPI_HCMD_ENCEE_SPI_HCMD_ADBCNTEE_SPI_HCMD_DUBCNTEE_SPI_HCMD_READEE_SPI_HCMD_DABCNTEE_SPI_HCMD_SF_SELEE_WR_TIMER_ACTIVEEE_SPI_HCMD_CMD_ENDFLT_EVQUSREV_DISTLP_TDTD_SELATTR_SELTLP_EPUS_DISABLEWD_TIMERINTA_VECINTB_VECTLP_ATTRTLP_TCPOST_WR_MASKFC_BLOCKING_ENB2B_REQ_ENPE_EIDLE_DISTX_RREQ_MASK_ENDOORBELL_DROPTRGT_MASK_ALLTX_MRG_TAGSPCIE_CPL_TIMEOUT_CTRLBDMRD_CPLF_FULLNORM_INT_VEC_DIS_CHARNORM_INT_VEC_DIS_KERDRV_INT_EN_CHARCHAR_INT_KERCHAR_INT_CHARCHAR_INT_LEVE_SELDRV_INT_EN_KERKER_INT_KERKER_INT_CHARKER_INT_LEVE_SELADR_REGION0ADR_REGION1ADR_REGION2ADR_REGION3C@CC@C˚C CߚC CߚC CCCCCCCC`C#C`C#C`C/CC@CCMCC `C`C `C`C jCPCjCPCvC@CCCCCCC CCCCCCC`CʛC@C֛C CCCCCC CCCCCCC(CC4CC =CCFFC@C&NC CVCC_CChCCuC`CCCCCC C CCC@CCCɜCC՜CCCpCC CCCCCCCCCٜCCCC+CC7C CCCCTCCeCCCCvC`CC@CCCC@CCCCC!C CCCC`C ÝC@CΝC CԝCCCCC@CC CCCC@C CC%CC1C`C9C@CAC@CJC CSCC\CCeCCnC`CwCCCCCCC`CCC CC CCɞCC ϞCCݞCCCCCCCC C`CC@C%C0C0C CC ;C LC YC 0fC<zC= CCC CC CCCCşC ΟC!ٟC C 0C<C= CI%CJ5CKACJC QC0[C@  C` cCl*Cm:CnkC}C"C0C2C3 CɠCҠC٠CC'C' C(CClCC%C C +C$4C8 ?CD C@C C C $C -C?CQC ZC,lC-~C0 C<C=C@ CLƮCMخCP C\C]C` Cl Cm2Cp ;C|MC}_CjCyCC C CCCʯCޯCCCCC'C9CECTC,cC4oC9C:C;C<C@CNŰCQӰCUCXCYC` CwCy(C8CKCYCfCxCC/C0 C@HCApCICQCYCaDiCqϱCrC C C@ )C` ?CJC@^C@wCACBCCղCCCC C!C.C@=C@@LCYCfCqC{CCCCC ӳC(C)C*#C+ 8C7VC8tC9 CECUCV(D^ܴCCC CC C CC &C3CCACSC"cC#&C!3C&AC'SC*cC+sC,C-C.C/C0C1C5 ۵C> CGCHC,CC?CCC*CC?C@CHCP'C`9ChBCpLCWC`ChC pC|CCCC"CCCCCCCC "C83C@@CPOC`bCprCwCxCC C C C C@ C` CC#C3CFC YCjC}CCCC CCCCCCCCC C C"C(*C,9C,9C-*C-DCKQCLaC\oCd}CxCyC|֛C@C@ʛC@C@CCCCC&C2C?CPC\C hC@tC`TX_FILTER_ALL_VLAN_ETHERTYPES_BITTX_TCPIP_FILTER_FULL_SEARCH_RANGETX_TCPIP_FILTER_WILD_SEARCH_RANGETX_UDPIP_FILTER_FULL_SEARCH_RANGETX_UDPIP_FILTER_WILD_SEARCH_RANGETX_ETH_FILTER_FULL_SEARCH_RANGETX_ETH_FILTER_WILD_SEARCH_RANGEETHERNET_WILDCARD_SEARCH_LIMITST MAC 10/100 Registers control reg 0x%08X addr HI 0x%08X addr LO 0x%08X multicast hash HI 0x%08X multicast hash LO 0x%08X MII addr 0x%08X MII data %08X flow control 0x%08X VLAN1 tag 0x%08X VLAN2 tag 0x%08X mac wakeup frame 0x%08X mac wakeup crtl 0x%08X CSR%d 0x%08X DMA cur tx buf addr 0x%08X DMA cur rx buf addr 0x%08X ST GMAC Registers Reg%d 0x%08X %-41s : %u%s %-41s : Vendor OUI %-41s : %02x:%02x:%02x Identifier %-41s : 0x%02x (GBIC) (SFP) (300 pin XBI) (XENPAK) (XFP) (XFF) (XFP-E) (XPAK) (X2) (DWDM-SFP) (QSFP) (QSFP+) (CXP) (QSFP28) (CXP2/CXP28) (CDFP Style 1/Style 2) (CDFP Style 3) (microQSFP) (reserved or unknown)Connector (unknown or unspecified) (SC) (BNC/TNC) (FibreJack) (LC) (MT-RJ) (MU) (SG) (Optical pigtail) (MPO Parallel Optic) (MPO Parallel Optic - 2x16) (HSSDC II) (Copper pigtail) (RJ45) (No separable connector) (MXC 2x16)Encoding (unspecified) (8B/10B) (4B/5B) (NRZ) (Manchester) (SONET Scrambled) (64B/66B) (PAM4) %-41s : %.3f mA %-41s : %.4f mW / %.2f dBm %-41s : %.4f V (no module present, unknown, or unspecified) (module soldered to motherboard) (Shielded Mini Multilane HD 4X) (Shielded Mini Multilane HD 8X) (Shielded Mini Multilane HD 4X Fanout Cable) (Shielded Mini Multilane HD 8X Fanout Cable) (Fibre Channel Style 1 copper) (Fibre Channel Style 2 copper) (Fibre Channel coaxial headers) ((256B/257B (transcoded FEC-enabled data))Laser bias current high alarm thresholdLaser bias current low alarm thresholdLaser bias current high warning thresholdLaser bias current low warning thresholdLaser output power high alarm thresholdLaser output power low alarm thresholdLaser output power high warning thresholdLaser output power low warning thresholdModule temperature high alarm threshold %-41s : %.2f degrees C / %.2f degrees F Module temperature low alarm thresholdModule temperature high warning thresholdModule temperature low warning thresholdModule voltage high alarm thresholdModule voltage low alarm thresholdModule voltage high warning thresholdModule voltage low warning thresholdLaser rx power high alarm thresholdLaser rx power low alarm thresholdLaser rx power high warning thresholdLaser rx power low warning thresholdAAAAؽAȽAAAAAxAhAXAHA8A(AAAAAؼAȼAA(AAAAȾAؾAAAAA(A8AHAXAhAAAAAAAAAAAAAAAAAAAxAAAAA0A@APA`ApAAAA A@@$@>@@@@p??@@Extended identifier (unknown)Transceiver codes%s 10G Ethernet: 10G Base-LR %s 10G Ethernet: 10G Base-SR %s Infiniband: 1X SX %s Infiniband: 1X LX %s SONET: OC-48, long reach %s SONET: OC-48, short reach %s SONET: OC-12, short reach %s SONET: OC-3, short reach %s Ethernet: BASE-PX %s Ethernet: BASE-BX10 %s Ethernet: 100BASE-FX %s Ethernet: 100BASE-LX/LX10 %s Ethernet: 1000BASE-T %s Ethernet: 1000BASE-CX %s Ethernet: 1000BASE-LX %s Ethernet: 1000BASE-SX %s FC: short distance (S) %s FC: long distance (L) %s FC: medium distance (M) %s FC: Longwave laser (LC) %s FC: Longwave laser (LL) %s Active Cable %s Passive Cable %s FC: Copper FC-BaseT %s FC: Twin Axial Pair (TW) %s FC: Twisted Pair (TP) %s FC: Miniature Coax (MI) %s FC: Video Coax (TV) %s FC: Multimode, 50um (M5) %s FC: Single Mode (SM) %s FC: 1200 MBytes/sec %s FC: 800 MBytes/sec %s FC: 400 MBytes/sec %s FC: 200 MBytes/sec %s FC: 100 MBytes/sec MBdBR, NominalRate identifier (8/4/2G Rx Rate_Select only) (8/4/2G Tx Rate_Select only)kmLength (SMF,km)Length (SMF)Length (50um)Length (62.5um)Length (Copper)Length (OM3)Passive Cu cmplnce. (SFF-8431 appendix E) [SFF-8472 rev10.4 only]Active Cu cmplnce. (SFF-8431 limiting)Laser wavelength %-41s : %unm Vendor nameVendor PNVendor revOption values %-41s : 0x%02x 0x%02x %s RX_LOS implemented %s TX_FAULT implemented %s TX_DISABLE implemented %s RATE_SELECT implemented %s Power level 2 requirement %s Paging implemented %s Power level 3 requirement %BR margin, maxBR margin, minVendor SNDate code (GBIC not specified / not MOD_DEF compliant) (GBIC/SFP defined by 2-wire interface ID) (GBIC compliant with MOD_DEF %u) %-41s : 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x Transceiver type :%s 10G Ethernet: 10G Base-ER [SFF-8472 rev10.4 only] %s 10G Ethernet: 10G Base-LRM %s Infiniband: 1X Copper Active %s Infiniband: 1X Copper Passive %s ESCON: ESCON MMF, 1310nm LED %s ESCON: ESCON SMF, 1310nm Laser %s SONET: OC-192, short reach %s SONET: SONET reach specifier bit 1 %s SONET: SONET reach specifier bit 2 %s SONET: OC-48, intermediate reach %s SONET: OC-12, single mode, long reach %s SONET: OC-12, single mode, inter. reach %s SONET: OC-3, single mode, long reach %s SONET: OC-3, single mode, inter. reach %s FC: very long distance (V) %s FC: intermediate distance (I) %s FC: Shortwave laser, linear Rx (SA) %s FC: Electrical inter-enclosure (EL) %s FC: Electrical intra-enclosure (EL) %s FC: Shortwave laser w/o OFC (SN) %s FC: Shortwave laser with OFC (SL) %s FC: Multimode, 62.5um (M6) (4/2/1G Rate_Select & AS0/AS1) (8/4/2G Independent Rx & Tx Rate_Select) Option :%s RX_LOS implemented, inverted %s Tunable transmitter technology %s Receiver decision threshold implemented %s Linear receiver output implemented %s Cooled transceiver implemented %s Retimer or CDR implemented AAAAAReceiver signal OMALaser bias current high alarmOnOptical diagnostics support %-41s : No %-41s : Yes Laser bias currentLaser output powerModule temperatureModule voltage %-41s : %s Laser bias current low alarmLaser output power high alarmLaser output power low alarmModule temperature high alarmModule temperature low alarmModule voltage high alarmModule voltage low alarmModule voltage high warningModule voltage low warningLaser rx power high alarmLaser rx power low alarmLaser rx power high warningLaser rx power low warningReceiver signal average optical powerAlarm/warning flags implementedLaser bias current high warningLaser bias current low warningLaser output power high warningLaser output power low warningModule temperature high warningModule temperature low warninglDpDpDtDt6DpTDpDt(DtqDpDp@HDthDt@Dp DpDt DtDq0Dq@IDueDu@0x00000: VFCTRL (VF Control Register) (Write Only) N/A 0x00008: VFSTATUS (VF Status Register) 0x%08X 0x00010: VFLINKS (VF Link Status Register) 0x%08X 0x03190: VFRXMEMWRAP (Rx Packet Buffer Flush Detect) 0x%08X 0x00048: VFFRTIMER (VF Free Running Timer) 0x%08X 0x00100: VFEICR (VF Extended Interrupt Cause) 0x%08X 0x00104: VFEICS (VF Extended Interrupt Cause Set) 0x%08X 0x00108: VFEIMS (VF Extended Interrupt Mask Set) 0x%08X 0x0010C: VFEIMC (VF Extended Interrupt Mask Clear) 0x%08X 0x00110: VFEIAC (VF Extended Interrupt Auto Clear) 0x%08X 0x00114: VFEIAM (VF Extended Interrupt Auto Mask) 0x%08X 0x00820: VFEITR(0) (VF Extended Interrupt Throttle) 0x%08X 0x00120: VFIVAR(0) (VF Interrupt Vector Allocation) 0x%08X 0x00140: VFIVAR_MISC (VF Interrupt Vector Misc) 0x%08X 0x00104: VFPSRTYPE (VF Replication Packet Split Type) 0x%08X 0x%05x: VFRDBAL(%d) (VF Rx Desc. Base Addr Low %d) 0x%08X 0x%05x: VFRDBAH(%d) (VF Rx Desc. Base Addr High %d) 0x%08X 0x%05x: VFRDLEN(%d) (VF Rx Desc. Length %d) 0x%08X 0x%05x: VFRDH(%d) (VF Rx Desc. Head %d) 0x%08X 0x%05x: VFRDT(%d) (VF Rx Desc. Tail %d) 0x%08X 0x%05x: VFRDT(%d) (VF Rx Desc. Control %d), 0x%08X 0x%05x: VFSRRCTL(%d) (VF Split Rx Control %d) 0x%08X 0x%05x: VFTDBAL(%d) (VF Tx Desc. Base Addr Low %d) 0x%08X 0x%05x: VFTDBAH(%d) (VF Tx Desc. Base Addr High %d) 0x%08X 0x%05x: VFTDLEN(%d) (VF Tx Desc. Length %d) 0x%08X 0x%05x: VFTDH(%d) (VF Tx Desc. Head %d) 0x%08X 0x%05x: VFTDT(%d) (VF Tx Desc. Tail %d) 0x%08X 0x%05x: VFTDT(%d) (VF Tx Desc. Control %d) 0x%08X 0x%05x: VFTDWBAL(%d) (VF Tx Desc. Write Back Addr Lo %d) 0x%08X 0x%05x: VFTDWBAH(%d) (VF Tx Desc. Write Back Addr Hi %d) 0x%08X Altera TSE 10/100/1000 Registers, Version %d --------------------------------------------- Revision 0x%08X CustVersion 0x%08X Scratch 0x%08X Command/Config 0x%08X mac_0 0x%08X mac_1 0x%08X frm_length 0x%08X pause_quant 0x%08X rx_section_empty 0x%08X rx_section_full 0x%08X tx_section_empty 0x%08X tx_section_full 0x%08X rx_almost_empty 0x%08X rx_almost_full 0x%08X tx_almost_empty 0x%08X tx_almost_full 0x%08X mdio_addr0 0x%08X mdio_addr1 0x%08X holdoff_quant 0x%08X tx_ipg_length 0x%08X Transmit Command 0x%08X Receive Command 0x%08X Multicast Hash[%02d] 0x%08X Core Version %d.%d (0)TX_EN %d (1)RX_EN %d (2)XON_GEN %d (3)ETH_SPEED %d (4)PROMIS_EN %d (5)PAD_EN %d (6)CRC_FWD %d (7)PAUSE_FWD %d (8)PAUSE_IGN %d (9)TXADDR_INS %d (10)HD_EN %d (11)EXCESS_COL %d (12)LATE_COL %d (13)SW_RESET %d (14)MHASH_SEL %d (15)LOOP_EN %d (16-18)TX_ADDR_SEL %d (19)MAGIC_EN %d (20)SLEEP %d (21)WAKEUP %d (22)XOFF_GEN %d (23)CTRL_FRAME_EN %d (24)NO_LEN_CHECK %d (25)ENA_10 %d (26)RX_ERR_DISC %d (31)CTRL_RESET %d Control Registers Datapath Registers ================== Transmit Queue %d ---------------- Transmit Ring Transmit Data Ring Receive Queue %d Receive Ring 0 Receive Ring 1 Receive Data Ring VRRS (Vmxnet3 Revision Report and Selection) 0x%x UVRS (UPT Version Report and Selection) 0x%x DSA (Driver Shared Address) 0x%08x%08x CMD (Command Register) 0x%x MAC (Media Access Control address) %02x:%02x:%02x:%02x:%02x:%02x ICR (Interrupt Cause Register) 0x%x ECR (Event Cause Register) 0x%x IMR (Interrupt Mask Register) %d 0x%x TXPROD (Transmit Ring Producer Register) 0x%x Base Address 0x%08x%08x Size %u next2fill %u next2comp %u gen %u Buffer Size %u Transmit Completion Ring size %u next2proc %u stopped %u RXPROD1 (Receive Ring Producer Register) 1 0x%x RXPROD2 (Receive Ring Producer Register) 2 0x%x Receive Completion Ring Rcvr signal avg optical power %-41s : 0x%02x %s CDR present in TX,%s No CDR in TX, CDR present in RX No CDR in RX%s (reserved or unknown) %s 100G Ethernet: 100G CLR4 %s 40G OTN (OTU3B/OTU3C) %s SAS 6.0G %s SAS 3.0G %s FC: Multimode, 62.5m (M6) %s FC: Multimode, 50m (M5) %s FC: Multimode, 50um (OM3) %s FC: 1600 MBytes/sec MbpsLength (OM3 50um)Length (OM2 50um)Length (OM1 62.5um)Transmitter technology (850 nm VCSEL) (1310 nm VCSEL) (1550 nm VCSEL) (1310 nm FP) (1310 nm DFB) (1550 nm DFB) (1310 nm EML) (1550 nm EML) (Others/Undefined) (1490 nm DFB) (Copper cable unequalized)Attenuation at 2.5GHz %-41s : %udb Attenuation at 5.0GHzAttenuation at 7.0GHzAttenuation at 12.9GHz %-41s : %.3lfnm Laser wavelength tolerance%s Revision not specified %s SFF-8636 Rev 1.4 %s SFF-8636 Rev 1.5 %s SFF-8636 Rev 2.0 %s SFF-8636 Rev 2.5/2.6/2.7 %s Unallocated Laser tx bias current%s (Channel %d)Transmit avg optical power%s(Channel %d)Laser bias current high alarm (Chan 1) Extended identifier description :%s 1.5W max. Power consumption %s 2.0W max. Power consumption %s 2.5W max. Power consumption %s 3.5W max. Power consumption %s 4.0W max. Power consumption,%s 4.5W max. Power consumption, %s 5.0W max. Power consumption, High Power Class (> 3.5 W) enabled High Power Class (> 3.5 W) not enabled%s 40G Ethernet: 40G Base-CR4 %s 40G Ethernet: 40G Base-SR4 %s 40G Ethernet: 40G Base-LR4 %s 40G Ethernet: 40G Active Cable (XLPPI) %s 100G Ethernet: 100G AOC or 25GAUI C2M AOC with worst BER of 5x10^(-5) %s 100G Ethernet: 100G Base-SR4 or 25GBase-SR %s 100G Ethernet: 100G Base-LR4 %s 100G Ethernet: 100G Base-ER4 %s 100G Ethernet: 100G Base-SR10 %s 100G Ethernet: 100G CWDM4 MSA with FEC %s 100G Ethernet: 100G PSM4 Parallel SMF %s 100G Ethernet: 100G ACC or 25GAUI C2M ACC with worst BER of 5x10^(-5) %s 100G Ethernet: 100G CWDM4 MSA without FEC %s 100G Ethernet: 100G Base-CR4 or 25G Base-CR CA-L %s 25G Ethernet: 25G Base-CR CA-S %s 25G Ethernet: 25G Base-CR CA-N %s 40G Ethernet: 40G Base-ER4 %s 4x10G Ethernet: 10G Base-SR %s 40G Ethernet: 40G PSM4 Parallel SMF %s Ethernet: G959.1 profile P1I1-2D1 (10709 MBd, 2km, 1310nm SM) %s Ethernet: G959.1 profile P1S1-2D2 (10709 MBd, 40km, 1550nm SM) %s Ethernet: G959.1 profile P1L1-2D2 (10709 MBd, 80km, 1550nm SM) %s 10G Ethernet: 10G Base-T with SFI electrical interface %s 100G Ethernet: 100G AOC or 25GAUI C2M AOC with worst BER of 10^(-12) %s 100G Ethernet: 100G ACC or 25GAUI C2M ACC with worst BER of 10^(-12) Length (Copper or Active cable) (Copper cable passive equalized) (Copper cable, near and far end limiting active equalizers) (Copper cable, far end limiting active equalizers) (Copper cable, near end limiting active equalizers) (Copper cable, linear active equalizers) Revision Compliance :%s SFF-8436 Rev 4.8 or earlier %s SFF-8636 Rev 1.3 or earlier Laser bias current low alarm (Chan 1)Laser bias current high warning (Chan 1)Laser bias current low warning (Chan 1)Laser bias current high alarm (Chan 2)Laser bias current low alarm (Chan 2)Laser bias current high warning (Chan 2)Laser bias current low warning (Chan 2)Laser bias current high alarm (Chan 3)Laser bias current low alarm (Chan 3)Laser bias current high warning (Chan 3)Laser bias current low warning (Chan 3)Laser bias current high alarm (Chan 4)Laser bias current low alarm (Chan 4)Laser bias current high warning (Chan 4)Laser bias current low warning (Chan 4)Laser tx power high alarm (Channel 1)Laser tx power low alarm (Channel 1)Laser tx power high warning (Channel 1)Laser tx power low warning (Channel 1)Laser tx power high alarm (Channel 2)Laser tx power low alarm (Channel 2)Laser tx power high warning (Channel 2)Laser tx power low warning (Channel 2)Laser tx power high alarm (Channel 3)Laser tx power low alarm (Channel 3)Laser tx power high warning (Channel 3)Laser tx power low warning (Channel 3)Laser tx power high alarm (Channel 4)Laser tx power low alarm (Channel 4)Laser tx power high warning (Channel 4)Laser tx power low warning (Channel 4)Laser rx power high alarm (Channel 1)Laser rx power low alarm (Channel 1)Laser rx power high warning (Channel 1)Laser rx power low warning (Channel 1)Laser rx power high alarm (Channel 2)Laser rx power low alarm (Channel 2)Laser rx power high warning (Channel 2)Laser rx power low warning (Channel 2)Laser rx power high alarm (Channel 3)Laser rx power low alarm (Channel 3)Laser rx power high warning (Channel 3)Laser rx power low warning (Channel 3)Laser rx power high alarm (Channel 4)Laser rx power low alarm (Channel 4)Laser rx power high warning (Channel 4)Laser rx power low warning (Channel 4)BBBBBBBBBBmBWBAB+BBBBBBBB{BBBeBOB9B#B BBBBBB4D @=D @p=D =D =D >D 0>D `>D >D >D @>D ?D P?D ?D ?D ?D qDD@HD hDDD@D D@D 8@D @`@D @D @D @D AD (AD PADxAD@AD ADADBD@BDhBDBD BD @BD CD 0CD XCD CD CD CD CD @ DD HDD pDD DD DD DD ?{Gzt?0x0000: OWNER_EPID (Owner EPID) 0x%08X 0x0004: MAX_EP (Maximum EP) 0x%08X 0x0010: DCTL (Device Control) 0x%08X 0x0020: CR (Command request) 0x%08X 0x0024: CS (Command status) 0x%08X 0x0028: SHSTSAL (Share status address Low) 0x%08X 0x002C: SHSTSAH (Share status address High) 0x%08X 0x0034: REQBL (Request Buffer length) 0x%08X 0x0038: REQBAL (Request Buffer Address Low) 0x%08X 0x003C: REQBAH (Request Buffer Address High) 0x%08X 0x0044: RESPBL (Response Buffer Length) 0x%08X 0x0048: RESPBAL (Response Buffer Address Low) 0x%08X 0x004C: RESPBAH (Response Buffer Address High) 0x%08X 0x0080: IS (Interrupt status) 0x%08X 0x0084: IMS (Interrupt mask set) 0x%08X 0x0088: IMC (Interrupt mask clear) 0x%08X 0x008C: IG (Interrupt generator) 0x%08X 0x0090: ICTL (Interrupt control) 0x%08X ;dXpP @@h 0p @X @ Px ` `8 P H x H @   H  p p8 P H "PP56 0ApDF G8`Q RUpXX[\]P^`deeH@f@ghl@`m`z00@P @@p`h@p$@%8X9@FG(GP H`H IpILL@M`pNpOP@R0ShpTVPZZ 0c@pcX dikl8lPlh`mm`oh p r!w!`x "0P"А""#`@##`#p#@$zRx *zRx $@FJ w?;*3$"D&Da\;LtBFG J(D0A8M 8A0A(B BBBE ,@B]F AD4BAA  AEC aAE,G J L)DDd BBB A(A0G@h 0A(A BBBA $hAL@p AA DBEB A(A0D@6 0A(A BBBC $h AGP AB DDP;BBB A(D0DP 0A(A BBBC 4HBAA G`  AABI LBEB B(A0A8DPd 8D0A(B BBBF P,X$D`AG0a AF l~D0S I ,XkAAGA AAD $ AGP AB $AJ AD d HBNB B(A0A8Dpa 8A0A(B BBBA @8C0A(B BBBtBBB B(A0A8G@ 8D0A(B BBBK ^ 8F0A(B BBBC n 8F0A(B BBBC V 8F0A(B BBBK 4 "BAA J  AABJ <DBLA H(J [ (A ABBA @DP A  b,xAQJ  CAF 4(5BAA Gp  AABJ $0L<BEE B(A0F8D` 8A0A(B BBBF $E^ E A _ ,0AAG@ AAF , PA} B b F  A UL@BDQ A(L0 (A BBBA A(A BBBLdRBBB B(D0A8G& 8A0A(B BBBD LBBB B(A0D8D`M 8A0A(B BBBH <BAA i AEE Q AEA 4D0vBAA G0\  AABA 4|x^BAA J}  AABA <BBA A(J (A ABBE ,@AAG@g AAF L$ BBB B(A0A8Dp, 8A0A(B BBBA ,t `ZALG AAH D 5BGB A(D0G 0A(A BBBH < 7BQD A(DPS (A ABBK 4, ^BLA N"  AABE Ld DBMB B(A0A8N 8A0A(B BBBD L BBB B(A0A8Gp 8A0A(B BBBE 4 @BLA N  AABH D<  )BMI A(A0G  0A(A BBBH 4 BLA Nj  AABE L PBJB B(A0A8G 8A0A(B BBBE | $BBB B(D0A8DPv 8A0A(B BBBG  8F0A(B BBBA t 8F0A(B BBBA L %E BEB B(A0A8G+ 8A0A(B BBBA d /aBBH E(A0D8IP 8A0A(B BBBA  8F0A(B BBBE ,D 2AKO AAE ,t p4AAGPt AAA D 45 BBB A(D0D`& 0A(A BBBC < >BHB I(I0(I BBBL,X?BMB B(A0A8N 8A0A(B BBBA D|AaBMB A(A0N 0A(A BBBK DEjBMB A(A0J 0A(A BBBB  8HL$@BLB B(A0A8D 8A0A(B BBBA DtGBBI H(A0D 0A(A BBBA LHBBI I(D0L8O 8A0A(B BBBA , XI]AOJ FAE D<OBIE D(K0G@W 0A(A BBBK ,OADLP AAF 4`PBDD D0h  AABF ,PAIG AAD <QfBBB D(G (A BBBH L\R!BBE E(D0A8Gv 8A0A(B BBBF VqGJ G LV BBB B(A0A8G 8A0A(B BBBH T8d=BRH G(F0LP 0C(A BBBA b0C(A BBB$t hAl [ A _ ALhPBGJ B(A0A8G 8C0A(B BBBE L|(BBB B(D0A8Ip 8C0A(B BBBH L<h BGB B(A0A8G 8A0A(B BBBH ( A LyBGB B(A0D8HT8A0A(B BBB(H4BHH FW  CABK ,Tp@AFGP/AAL=)BBB B(D0A8H`  8A0A(B BBBA px2L%$BLB B(A0A8Oq 8C0A(B BBBH ,T BDE  ABD < VBHB E(D0 (A BBDB 4@B^] F(Ip(A ABBd BBB B(A0D8D\ 8A0A(B BBBI  8A0A(B BBBG ,d@+ADD  AAB $+APL CA,X,fBRD oAR,9Al ,A$,X-NASF qAA,T-AAL 3 FAP $p0UASF oFA0A,X1BIA r ABW 1A428AML  FAN eAADT3AAG  FAK e AAQ DIA45EAGG  FAQ D KAP , 6ANL d KAM ,6TBHA  ADA ,49qBHA  ADB $dP܀EhQ^66ejU{ĵ/ч:<:*MRf3cPvG2?37TS ׸! &1ҤT?)]iWGP/=P op aTѮ֗"HB M>a.)QBOࢂTOQ *? A%ĸ6+ BFA؎ӨhL~a)v~J:7}%Wi,TPzvL^Ǎ" Z/+"d9׶ecJl;@ <0]LLJFDJT|:yBIǜ_3-D擾%BB~-Za|3*ⳳm8g>C11G8͜)u2,xCo:"ed(69\^8 m/!)M"S$H/CI;'ACb? YAzDi^A;{}<F#|= < .-d9N?Ф5}ʏXIhc+˘[hHY{؝Ґfy(Jj'OH#V^o8f ̞D&HP #gM2܉dX= i)V]j/ d\-r79Oק}W="=1} eB)e0kTGl8 }W1{% Pᐎ>Mلd9l}O|9@Rxm+қѠ{:xs'~xF=D\]_VAI ''-Bq\`T(W/VB{{TzϨu|pU j^F4h4ٯֽ)wS^xNg:%)z# eʸgwA UT ?;$[rp-֕]8:U{wmƶƶg\nK )bގf.ɉct #)3`& PM򾈉.;oU@?GDl_x*j9(?$I>D4d9iAI\v>=TꕚÂt.&.^Gk9`'Ygܗfsu"xa[@ 9q0hJ+#:xes,54D-d.JO՟"S٦lV[@]HPi dۿ'JC R}GK^ P"P=xYf"Dl%6+I?h=p ~k8%21.WP|]-,^$о2is{1د]RD$%xϋ{5ҢN07..eq95(u:HMTc9ޟuV*EdϙZ2FCxcיu ١9[xw.x}ǁ%d#{DcqJd SXJtYVB xMQlx4(6lyU"jn?Ƶcy\zޣչ+®pYD!_qo/FEw[DvՒ֑yZ}?5JgK$P;)b'"͍2>v2+9%TrGiAoYn$Ys(Da)hQvC4kǧl&N+{'f7E"2C=Y$z`7ѝfe~WpN }q +s+Nnir=` gC{cRK7JG/)J kLEӨɀ;mFi,bRg%ϔ4eٰZ 9;p~k >½YNXcݳ5'ijtSR @!D)}n3ZٰᗄMǜ׻Vkc~|Rڬ @@F@FNoN @N p[o @ jP @P `tB @ ~x@xy@@@@B B? NDNdXSDXS~d~~d~~d~~d~ddd\  d` 0